A g m /I D Methodology Based Data-Driven Search Algorithm For the Design of Multi-Stage Multi-Path Feed-Forward-Compensated Amplifiers Targeting High Speed Continuous-Time Σ∆-Modulators

This work presents a methodology for sizing transistors of a multi-stage, multi-path capacitor-less feed-forward compensated operational amplifiers employed in advanced CMOS process implementation of continuous-time bandpass Σ∆-modulators. The paper describes the methodology: on system level, dealin...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on computer-aided design of integrated circuits and systems S. 1
Hauptverfasser: Gebreyohannes, Fikre Tsigabu, Porte, Jacky, Louërat, Marie-Minerve, Aboushady, Hassan
Format: Journal Article
Sprache:Englisch
Veröffentlicht: IEEE 17.01.2020
Schlagworte:
ISSN:0278-0070
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Abstract This work presents a methodology for sizing transistors of a multi-stage, multi-path capacitor-less feed-forward compensated operational amplifiers employed in advanced CMOS process implementation of continuous-time bandpass Σ∆-modulators. The paper describes the methodology: on system level, dealing with the placement of poles and zeros; and on circuit level, discussing issues related to biasing, frequency response and other important performance metrics of the basic diff-pair. Algorithms are provided to simplify mathematical aspects of the work. The validity and the limitations of the proposed methodology are further discussed from the single-pole system used to model the individual amplification stages of the multi-stage amplifier. The worthiness of the proposed methodology in sizing the transistors of complex amplifier structures such as the capacitor-less multi-stage, multi-path feed-forward-compensated amplifiers is demonstrated using two design examples. A 3 rd-order amplifier with a DC gain of 52.6 dB and that reaches a unity-gain frequency of above 14 GHz while consuming only 5.6 mA from a 1 V supply; and a 4 th-order amplifier with DC gain of 73.5 dB that achieves a 25.7 dB gain at 1 GHz while consuming 4.8 mW are designed in 28nm CMOS FDSOI.
AbstractList This work presents a methodology for sizing transistors of a multi-stage, multi-path capacitor-less feed-forward compensated operational amplifiers employed in advanced CMOS process implementation of continuous-time bandpass Σ∆-modulators. The paper describes the methodology: on system level, dealing with the placement of poles and zeros; and on circuit level, discussing issues related to biasing, frequency response and other important performance metrics of the basic diff-pair. Algorithms are provided to simplify mathematical aspects of the work. The validity and the limitations of the proposed methodology are further discussed from the single-pole system used to model the individual amplification stages of the multi-stage amplifier. The worthiness of the proposed methodology in sizing the transistors of complex amplifier structures such as the capacitor-less multi-stage, multi-path feed-forward-compensated amplifiers is demonstrated using two design examples. A 3 rd-order amplifier with a DC gain of 52.6 dB and that reaches a unity-gain frequency of above 14 GHz while consuming only 5.6 mA from a 1 V supply; and a 4 th-order amplifier with DC gain of 73.5 dB that achieves a 25.7 dB gain at 1 GHz while consuming 4.8 mW are designed in 28nm CMOS FDSOI.
Author Aboushady, Hassan
Gebreyohannes, Fikre Tsigabu
Louërat, Marie-Minerve
Porte, Jacky
Author_xml – sequence: 1
  givenname: Fikre Tsigabu
  orcidid: 0000-0001-7149-9556
  surname: Gebreyohannes
  fullname: Gebreyohannes, Fikre Tsigabu
  organization: Circuits Intégrés Numériques et Analogiques
– sequence: 2
  givenname: Jacky
  surname: Porte
  fullname: Porte, Jacky
  organization: Circuits Intégrés Numériques et Analogiques
– sequence: 3
  givenname: Marie-Minerve
  orcidid: 0000-0001-9669-1085
  surname: Louërat
  fullname: Louërat, Marie-Minerve
  organization: Circuits Intégrés Numériques et Analogiques
– sequence: 4
  givenname: Hassan
  orcidid: 0000-0003-3489-5968
  surname: Aboushady
  fullname: Aboushady, Hassan
  organization: Circuits Intégrés Numériques et Analogiques
BackLink https://hal.sorbonne-universite.fr/hal-02460780$$DView record in HAL
BookMark eNqVjEFOwzAURL0oEi1wAHZ_y8KtE0rbLENCVSQqITX76Iv82kaOHdlOUS-AuAfX4AwcgpMQpF6A1Yye3syEjayzxNh1IqZJIrJZVeTlNBWpmKbZYpFlqxEbi3S54kIsxTmbhPAqRDK_S7Mx-8pBQguzRyhhS1G5xhknj3CPgRooMSIvvT6QhR2hf1GQG-m8jqqFtfMQFUFJQUsLbg_b3kTNdxElnfozRgVrooYP9hv6hheu7cgGjMN93nZG7zX5ABV6SVFbCRstFey6YQOFswPqXR94pVuC78-fj3e-dU1vMDofLtnZHk2gq1NesJv1Q1VsuEJTd1636I-1Q11v8qf6j4l0vhDLlTgkt_9xfwHvT3BV
ContentType Journal Article
Copyright Distributed under a Creative Commons Attribution 4.0 International License
Copyright_xml – notice: Distributed under a Creative Commons Attribution 4.0 International License
DBID 1XC
VOOES
DOI 10.1109/TCAD.2020.2966998
DatabaseName Hyper Article en Ligne (HAL)
Hyper Article en Ligne (HAL) (Open Access)
DatabaseTitleList
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
Computer Science
EndPage 1
ExternalDocumentID oai:HAL:hal-02460780v1
GroupedDBID --Z
-~X
0R~
1XC
29I
4.4
5GY
6IK
97E
AAJGR
AASAJ
AAWTH
ABAZT
ABQJQ
ABVLG
ACGFS
ACIWK
ACNCT
AENEX
AGQYO
AHBIQ
AKJIK
AKQYR
ALMA_UNASSIGNED_HOLDINGS
ASUFR
ATWAV
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CS3
DU5
EBS
HZ~
IFIPE
IPLJI
JAVBF
LAI
M43
O9-
OCL
P2P
PZZ
RIA
RIE
RNS
TN5
VOOES
ID FETCH-hal_primary_oai_HAL_hal_02460780v13
ISSN 0278-0070
IngestDate Tue Oct 14 20:33:11 EDT 2025
IsDoiOpenAccess true
IsOpenAccess true
IsPeerReviewed true
IsScholarly true
Keywords multi-path
feed-forward compensation
multi-stage
search algorithm
continuous time
sigma delta modulator
g m /i D methodology
operational amplifier
Matlab script
Language English
License Distributed under a Creative Commons Attribution 4.0 International License: http://creativecommons.org/licenses/by/4.0
LinkModel OpenURL
MergedId FETCHMERGED-hal_primary_oai_HAL_hal_02460780v13
ORCID 0000-0001-9669-1085
0000-0003-3489-5968
0000-0001-7149-9556
0000-0001-9669-1085
0000-0001-7149-9556
0000-0003-3489-5968
OpenAccessLink https://hal.sorbonne-universite.fr/hal-02460780
ParticipantIDs hal_primary_oai_HAL_hal_02460780v1
PublicationCentury 2000
PublicationDate 2020-01-17
PublicationDateYYYYMMDD 2020-01-17
PublicationDate_xml – month: 01
  year: 2020
  text: 2020-01-17
  day: 17
PublicationDecade 2020
PublicationTitle IEEE transactions on computer-aided design of integrated circuits and systems
PublicationYear 2020
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0014529
Score 4.5458694
Snippet This work presents a methodology for sizing transistors of a multi-stage, multi-path capacitor-less feed-forward compensated operational amplifiers employed in...
SourceID hal
SourceType Open Access Repository
StartPage 1
SubjectTerms Computer Science
Title A g m /I D Methodology Based Data-Driven Search Algorithm For the Design of Multi-Stage Multi-Path Feed-Forward-Compensated Amplifiers Targeting High Speed Continuous-Time Σ∆-Modulators
URI https://hal.sorbonne-universite.fr/hal-02460780
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVIEE
  databaseName: IEEE Electronic Library (IEL)
  issn: 0278-0070
  databaseCode: RIE
  dateStart: 19820101
  customDbUrl:
  isFulltext: true
  dateEnd: 99991231
  titleUrlDefault: https://ieeexplore.ieee.org/
  omitProxy: false
  ssIdentifier: ssj0014529
  providerName: IEEE
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwtV3NbtNAEF61hQMcChQQlB-NEDmg1baJ4yb20a1rJSKJIhGh3iLHdmKriV25cVReAPEevAbPwEPwJMzsbhy3gCgHLpblWPbG8-3uzM638zH2th76TbNdj0Tkt0JhGn4kLHMSiMDHUAyDbbMl5d4-9tqDgXV2Zg-3tt31XpjVvJ2m1tWVffFfTY3X0Ni0dfYfzF0-FC_gORodj2h2PN7K8A6f8QVa1Otyl_elQLSqs3SME1aIZl76ws1pkOOKa8yd-SzLk2W84J7mHLqS1yHpMUQ4FOiSziJ9PkSfkXs46Qm8W3JuaUzBaNgn59UhhvqU9LX5SJLMaSmCyCSkdE-ryRlJUxRZcSlo9wmvnZzWnKakXFg1qyX6WUiCYplOMmm3mUJSUrNYS5vLHEegBSkEVbkMeVi2uSyBEfIgyYOCciMyP1Cpzk6UI1oO-JTFfqrlCrzkPI_4CB_jT4pyziA2suITB-dl_qGXFZJicIyv0Vuekkj0aSflatOJJvg3Y19NYx2MUnRP1IssBnH1hNpTejPwpoHZoKrEdSV4ogf-RsWDaPx-apKVXUfYwQ7oDQcGBpq2UuC-Xga843wYD11v3OsO3l__tcKd7Dg9PMb-XFB_Qj-vvmpssztG-8i21S7GMpdGqXW50qhbrXP72J7DX1qDHla8zihID2v0kO3q0AgcBelHbCtK99iDtewI6Floj92v1NB8zL45MIMFHHbBhQraQaIdKmgHhXYo0Q6IX0C0g0I7ZFOooB02aIc_oR02aIcS7UBoB4l2uIF2-P71x5fPFYw_Ye-809FJR-DnGF-owi9jKsWOH35M1zafvfmU7aRZGj1jQAIhbaoWZjSnZmBOrAmOeOj024FpHZmh_Zy9-fvz9m9z0wt2b4PTl2xnmRfRK3Y3WC2Ty_y1BMBP_9LGPQ
linkProvider IEEE
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=A+g+m+%2FI+D+Methodology+Based+Data-Driven+Search+Algorithm+For+the+Design+of+Multi-Stage+Multi-Path+Feed-Forward-Compensated+Amplifiers+Targeting+High+Speed+Continuous-Time+%CE%A3%E2%88%86-Modulators&rft.jtitle=IEEE+transactions+on+computer-aided+design+of+integrated+circuits+and+systems&rft.au=Gebreyohannes%2C+Fikre+Tsigabu&rft.au=Porte%2C+Jacky&rft.au=Lou%C3%ABrat%2C+Marie-Minerve&rft.au=Aboushady%2C+Hassan&rft.date=2020-01-17&rft.pub=IEEE&rft.issn=0278-0070&rft.spage=1&rft.epage=1&rft_id=info:doi/10.1109%2FTCAD.2020.2966998&rft.externalDBID=HAS_PDF_LINK&rft.externalDocID=oai%3AHAL%3Ahal-02460780v1
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0278-0070&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0278-0070&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0278-0070&client=summon