Multiprocessors Interconnection Networks

In this chapter, we introduce the different topologies used for interconnecting multiple processors and memory modules. Two schemes are introduced, namely static and dynamic interconnection networks. Static networks form all connections when the system is designed rather than when the connection is...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:Advanced Computer Architecture and Parallel Processing s. 19 - 49
Hlavní autori: El‐Rewini, Hesham, Abd‐El‐Barr, Mostafa
Médium: Kapitola
Jazyk:English
Vydavateľské údaje: Hoboken, NJ, USA John Wiley & Sons, Inc 17.12.2004
Edícia:Wiley Series on Parallel and Distributed Computing
Predmet:
banyan networks
crossbar networks
dynamic interconnection networks
hypercube networks
k‐ary n‐cube networks
mesh networks
multiprocessor networks interconnection networks (MINs)
performance analysis of interconnection networks
static interconnection networks
ISBN:9780471467403, 0471467405
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Popis
Shrnutí:In this chapter, we introduce the different topologies used for interconnecting multiple processors and memory modules. Two schemes are introduced, namely static and dynamic interconnection networks. Static networks form all connections when the system is designed rather than when the connection is needed. In a static network, messages must be routed along established links. Dynamic interconnection networks establish connections between two or more nodes on the fly as messages are routed along the links. The hypercube, mesh, and k‐ary n‐cube topologies are introduced as examples for static networks. The bus, crossbar, and multi‐stage interconnection topologies are introduced as examples for dynamic interconnection networks. Our coverage in this chapter concludes with a section on performance evaluation and analysis of the different interconnection networks.
ISBN:9780471467403
0471467405
DOI:10.1002/0471478385.ch2