IMPLEMENTATION OF AN ALGORITHM FOR SQUARE ROOT COMPUTATION IN AN FPGA ARRAY BY USING FIXED POINT REPRESENTATION

Abstract The implementation of the square root computation in an FPGA device is presented in this work. The calculation is not one of convergence type, so the accuracy is very high and there are no conditions or restrictions for the operation to be fulfilled. It also consumes much less hardware surf...

Full description

Saved in:
Bibliographic Details
Published in:Momento no. 57; pp. 41 - 49
Main Authors: Lopez, Jorge H., Restrepo, Johans, Tobon, Jorge E.
Format: Journal Article
Language:English
Portuguese
Published: Universidad Nacional de Colombia 01.12.2018
Subjects:
PHYSICS, MULTIDISCIPLINARY
VHDL
Operation
Square root
VLSI
FPGA
Raíz Cuadrada
ISSN:0121-4470
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Abstract The implementation of the square root computation in an FPGA device is presented in this work. The calculation is not one of convergence type, so the accuracy is very high and there are no conditions or restrictions for the operation to be fulfilled. It also consumes much less hardware surface than other algorithms for calculating the square root of a number. The number entered is of fixed-point representation, it is parameterizable, that is, two constants N and M can define the size of the number, where N defines the number of bits in the integer part of the number and M defines the number of bits of the fractional part.
ISSN:0121-4470
DOI:10.15446/mo.n57.70377