All-Optical 2 [Formula Omitted] 2-Bit Multiplier at 40 Gb/s Based on Canonical Logic Units-based Programmable Logic Array (CLUs-PLA)

Multiplication is an important function of logic operation, and all-optical high-speed multiplication logic operation will lay the foundation for future high-speed optical computing and optical logic processing chip. In this article, by introducing the structure of canonical logic units-based progra...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:Journal of lightwave technology Ročník 38; číslo 20; s. 5586
Hlavní autoři: Dong, Wenchan, Lei, Lei, Liao, Chen, Yu, Yu, Zhang, Xinliang
Médium: Journal Article
Jazyk:angličtina
Vydáno: New York The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 15.10.2020
Témata:
Four-wave mixing
High speed
Multiplication
Programmable logic arrays
Signal quality
ISSN:0733-8724, 1558-2213
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:Multiplication is an important function of logic operation, and all-optical high-speed multiplication logic operation will lay the foundation for future high-speed optical computing and optical logic processing chip. In this article, by introducing the structure of canonical logic units-based programmable logic array (CLUs-PLA), we propose a scheme to realize all-optical 2 × 2-bit multiplier. In our scheme, different types of CLUs are generated using bidirectional multichannel four-wave mixing (FWM), then the results of multiplier at the operation of 40 Gb/s can be obtained by simple power coupling of corresponding CLUs. Eye diagrams of logic results are widely open, and the extinction ratios are more than 9.4 dB. Comparing with multiplier based on traditional hierarchical computing, multiplier based on parallel computing in our scheme can reduce the number of AND gate by 4, and avoid further deterioration of signal quality due to three-order cascade of AND gate. Moreover, the scheme has the potential to realize m × n -bit ([Formula Omitted], m and n are positive integers) multiplier at higher operation rate in the integrated platform, paving the way towards multi-bit high-speed compact complex logic devices for future high-performance optical computing and optical logic processing chip.
Bibliografie:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ISSN:0733-8724
1558-2213
DOI:10.1109/JLT.2020.3004131