Design Optimization of Low power VLSI Circuits in Deep Submicron Technology

[...]it is vital to look at new device structural model to promote the growth of the VLSI design industry in nano-scale production.. SOItechnologies to shown mote advantages over bulk silicon technology, such as low parasite junction ability, ele vated soft error immunity, removal of CMOS latch-up,...

Ausführliche Beschreibung

Bibliographische Detailangaben

Veröffentlicht in:	Annals of the Romanian society for cell biology Jg. 25; H. 4; S. 4260 - 4264
Hauptverfasser:	Chaitanya, U, Sankar, K Jaya, Murthy, M V Ramana, Naraiah, R, Ahammed, M D Javeed, Balaji, B
Format:	Journal Article
Sprache:	Englisch
Veröffentlicht:	Arad "Vasile Goldis" Western University Arad, Romania 01.01.2021
Schlagworte:	Circuits Computer engineering Design optimization Integrated circuits Neural networks Satellite communications Silicon Transistors
ISSN:	2067-3019, 2067-8282
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!