Velocity Pausing Particle Swarm Optimization Algorithm based Universal High-Throughput and Low-Complexity LDPC Decoder for Laser Communications

This work presents Lower-Density Parity-Check (LDPC) decoder that is distinguished by its low complexity and highest throughput to fulfil the highest data rate of needs of laser communications and overcome the difficulties caused by propagation channel impairments. Existing techniques have issues wi...

Full description

Saved in:
Bibliographic Details
Published in:2025 IEEE 5th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA) pp. 1 - 6
Main Authors: Y, Bhanu Priya, A, Kishore Kumar
Format: Conference Proceeding
Language:English
Published: IEEE 23.05.2025
Subjects:
Approximation algorithms
Complexity theory
Decoding
Inter-Frame Pipeline and Intra-Frame Parallel scheme
Lasers
Low-Density Parity-Check decoder
Message passing
Parity check codes
Particle swarm optimization
Pipelines
Throughput
Velocity Pausing Particle Swarm Optimization Algorithm Unitary Approximate Message Passing Algorithm
Very large scale integration
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract This work presents Lower-Density Parity-Check (LDPC) decoder that is distinguished by its low complexity and highest throughput to fulfil the highest data rate of needs of laser communications and overcome the difficulties caused by propagation channel impairments. Existing techniques have issues with error correction, latency, and resource efficiency. In this manuscript, Velocity Pausing Particle Swarm Optimization Algorithm based Universal High-Throughput with Lower-Complexity Lower-Density Parity-Check Decoder used for Laser Communications (LDPC-LC-VPPSOA) is proposed. The primary goal of this decoder, depending upon Inter-Frame Pipeline with Intra-Frame Parallel (IFPP-IFP) system, is particularly designed to optimize the effectiveness of processing units, most important to enhance in decoding throughput. The performance of IFPP is enhanced through the Unitary Approximate Message Passing (UAMP) approach and the Velocity Pausing Particle Swarm Optimization Algorithm (VPPSOA), differentiating from existing solutions. Furthermore, the decoder uses a message packing approach and lower-complexity data alignment units to efficiently attain IFP. Then the proposed LDPC-LC-VPPSOA method is implemented in Xilinx XCKU060 FPGA and the performance metrics like decoding throughput, hardware complexity and Bit error rate are analyzed. Then, the LDPC-LC-VPPSOA approach attains 18.34%, 16.23%, 19.56% higher decoding throughput, 16.55%, 24.12% and 27.22% lower Hardware Complexity compared with existing techniques like Universal Higher- Throughput and Lower-Complexity Lower-Density Parity-Check Decoder used for Laser Communications (UHTLC-LDPCD-LC), Scalable High-Throughput with Lower-Latency DVB-S2(x) Lower-Density Parity-Check Decoders on SIMD Devices (SHTLL-LDPCD-SIMD) and Highly Reliable with Secure Scheme and Multi-Layer Parallel Lower-Density Parity-Check with Kyber for fist the generation Communications (HRSS-LDPC-KC) respectively.
AbstractList This work presents Lower-Density Parity-Check (LDPC) decoder that is distinguished by its low complexity and highest throughput to fulfil the highest data rate of needs of laser communications and overcome the difficulties caused by propagation channel impairments. Existing techniques have issues with error correction, latency, and resource efficiency. In this manuscript, Velocity Pausing Particle Swarm Optimization Algorithm based Universal High-Throughput with Lower-Complexity Lower-Density Parity-Check Decoder used for Laser Communications (LDPC-LC-VPPSOA) is proposed. The primary goal of this decoder, depending upon Inter-Frame Pipeline with Intra-Frame Parallel (IFPP-IFP) system, is particularly designed to optimize the effectiveness of processing units, most important to enhance in decoding throughput. The performance of IFPP is enhanced through the Unitary Approximate Message Passing (UAMP) approach and the Velocity Pausing Particle Swarm Optimization Algorithm (VPPSOA), differentiating from existing solutions. Furthermore, the decoder uses a message packing approach and lower-complexity data alignment units to efficiently attain IFP. Then the proposed LDPC-LC-VPPSOA method is implemented in Xilinx XCKU060 FPGA and the performance metrics like decoding throughput, hardware complexity and Bit error rate are analyzed. Then, the LDPC-LC-VPPSOA approach attains 18.34%, 16.23%, 19.56% higher decoding throughput, 16.55%, 24.12% and 27.22% lower Hardware Complexity compared with existing techniques like Universal Higher- Throughput and Lower-Complexity Lower-Density Parity-Check Decoder used for Laser Communications (UHTLC-LDPCD-LC), Scalable High-Throughput with Lower-Latency DVB-S2(x) Lower-Density Parity-Check Decoders on SIMD Devices (SHTLL-LDPCD-SIMD) and Highly Reliable with Secure Scheme and Multi-Layer Parallel Lower-Density Parity-Check with Kyber for fist the generation Communications (HRSS-LDPC-KC) respectively.
Author Y, Bhanu Priya
A, Kishore Kumar
Author_xml – sequence: 1
  givenname: Bhanu Priya
  surname: Y
  fullname: Y, Bhanu Priya
  email: bhanupriya4a4@gmail.com
  organization: School of Engineering, Mohan Babu University,Department of Electronics and Communication Engineering,Tirupati,India
– sequence: 2
  givenname: Kishore Kumar
  surname: A
  fullname: A, Kishore Kumar
  organization: School of Engineering, Mohan Babu University,Department of Electronics and Communication Engineering,Tirupati,India
BookMark eNo1kMtqg0AYhafQLto0b9DFQNemM46XcSmmbQJCArHZhj_jrw6oI6M2TV-ir1zTy-qDw-F8cO7IdWtaJOSRswXnLHrap7v1Ls7iwBeht3CZ61_ykLHAuyLzKIykENxnrgzCW_K1x9ooPZzpFsZet-VEO2hVI92dwDZ00w260Z8waNPSuC6N1UPV0CP0mNO3Vr-j7aGmK11WTlZZM5ZVNw4U2pym5uQkpulq_LgI0uU2oUtUJkdLC2NpOm1YOjWasdXqx9Dfk5sC6h7nf5yR7OU5S1ZOunldJ3Hq6EgMTpRHAXgCQXoFKsVlERZSootcAQ9lIWQUer7HOHDw0WNKTiFAfswFV0fgYkYefmc1Ih46qxuw58P_TeIbHOVnRw
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/VLSISATA65374.2025.11070064
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 9798331502867
EndPage 6
ExternalDocumentID 11070064
Genre orig-research
GroupedDBID 6IE
6IL
CBEJK
RIE
RIL
ID FETCH-LOGICAL-i93t-9d96a43ea84fecc18f7f88e2e1ca178f389745401a1a5e40c878faadbd31cba13
IEDL.DBID RIE
IngestDate Wed Jul 23 05:50:29 EDT 2025
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i93t-9d96a43ea84fecc18f7f88e2e1ca178f389745401a1a5e40c878faadbd31cba13
PageCount 6
ParticipantIDs ieee_primary_11070064
PublicationCentury 2000
PublicationDate 2025-May-23
PublicationDateYYYYMMDD 2025-05-23
PublicationDate_xml – month: 05
  year: 2025
  text: 2025-May-23
  day: 23
PublicationDecade 2020
PublicationTitle 2025 IEEE 5th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)
PublicationTitleAbbrev VLSI SATA
PublicationYear 2025
Publisher IEEE
Publisher_xml – name: IEEE
Score 1.9096425
Snippet This work presents Lower-Density Parity-Check (LDPC) decoder that is distinguished by its low complexity and highest throughput to fulfil the highest data rate...
SourceID ieee
SourceType Publisher
StartPage 1
SubjectTerms Approximation algorithms
Complexity theory
Decoding
Inter-Frame Pipeline and Intra-Frame Parallel scheme
Lasers
Low-Density Parity-Check decoder
Message passing
Parity check codes
Particle swarm optimization
Pipelines
Throughput
Velocity Pausing Particle Swarm Optimization Algorithm Unitary Approximate Message Passing Algorithm
Very large scale integration
Title Velocity Pausing Particle Swarm Optimization Algorithm based Universal High-Throughput and Low-Complexity LDPC Decoder for Laser Communications
URI https://ieeexplore.ieee.org/document/11070064
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3fa8IwEA5TxtjTNubYbwLba3Q1tUkeRScbFFewiG8Sk6sTZpWq88_Yv7xcWzd82MOeWgJtIF_Id5e7746QR0hUAmbiMyWsYb61Taa05CyBwFhPGjAF0qHo9-VopKJSrJ5rYQAgTz6DOr7msXy7MBu8Kmugr4IcWiEVIUQh1joiD2XdzMYwHLwO2nE7aHGB1yXNVn33xV7vlJw6eif_nPSU1H5FeDT6oZczcgDpOfkagmMfZznTSGPK-tQ9C-zpYKuzOX1zR8C81FbS9sd04Zz_9zlFsrK0zMLQHxTTO1hc9OhZbtZUp5aGiy3D4wFLZLoJwm7UoV1AzXtGnWlLQ_ePjO4pSlY1Evee484LK3sqsJnia6asCrTPQUvfQWQ8mYhESmiCZ7QnZOLMF4E1-Tzt6Rb4T0a6Qa3txHLPTLTHL0g1XaRwSajSCqM2UlrLfc7dZhCBrxOLLq81weSK1HAxx8uiasZ4t47Xf4zfkGOEDCPzTX5LqutsA3fk0HyuZ6vsPsf6Gx4DsP8
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LSwMxEA5aRT2pWPFtQK9pzSbdTY7FB4prLXSR3kqazFbBPti29mf4l83sbhUPHjztEtgN5Av5ZjLzzRByCalOwfYl05GzTDoXMG2UYCmE1nFlwRZIx1Grpbpd3S7F6rkWBgDy5DOo4Wsey3djO8ersjr6Ksihq2StIWXAC7nWBrkoK2fWX-LOQ6eZNMOGiPDCJGjUlt_86p6Sk8fd9j-n3SHVHxkebX8TzC5ZgdEe-XwBzz_edqZtg0nrA_8s0KedhcmG9NkfAsNSXUmb74Oxd_9fhxTpytEyD8O8U0zwYEnRpWcyn1EzcjQeLxgeEFgk008Q37Sv6Q2g6j2j3rilsf9HRn9pSqZVktzdJtf3rOyqwN60mDHtdGikAKOkB8lylUapUhAAt4ZHKvUGTIRV-bjhpgHyyio_aIzrO8Ft33CxTyqj8QgOCNVGY9xGKeeEFMJvhyiUJnXo9Dob9g9JFRezNynqZvSW63j0x_g52bxPnuJe_NB6PCZbCB_G6QNxQiqzbA6nZN1-zN6m2VmO-xd54LRG
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2025+IEEE+5th+International+Conference+on+VLSI+Systems%2C+Architecture%2C+Technology+and+Applications+%28VLSI+SATA%29&rft.atitle=Velocity+Pausing+Particle+Swarm+Optimization+Algorithm+based+Universal+High-Throughput+and+Low-Complexity+LDPC+Decoder+for+Laser+Communications&rft.au=Y%2C+Bhanu+Priya&rft.au=A%2C+Kishore+Kumar&rft.date=2025-05-23&rft.pub=IEEE&rft.spage=1&rft.epage=6&rft_id=info:doi/10.1109%2FVLSISATA65374.2025.11070064&rft.externalDocID=11070064