A Fully Integrated Mixed-Signal Compute-In-Memory Accelerator for Solving Arbitrary Order Boolean Satisfiability Problems

This paper presents a mixed-signal In-Memory Computing (IMC) accelerator with 256 \times 128 10T bi-directional SRAM array in 55 nm CMOS process, for solving arbitrary-order KBoolean Satisfiability (K-SAT) problems. It achieves nearly an order of magnitude faster solution times compared to other sin...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:Digest of technical papers - Symposium on VLSI Technology s. 1 - 3
Hlavní autoři: Bhattacharya, Tinish, Kwon, Dongseok, Hutchinson, George Higgins, Zhang, Xiangyi, Rozada, Ignacio, Strukov, Dmitri
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: JSAP 08.06.2025
Témata:
Bidirectional control
CMOS process
Cryptography
In-memory computing
Random access memory
Very large scale integration
ISSN:2158-9682
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:This paper presents a mixed-signal In-Memory Computing (IMC) accelerator with 256 \times 128 10T bi-directional SRAM array in 55 nm CMOS process, for solving arbitrary-order KBoolean Satisfiability (K-SAT) problems. It achieves nearly an order of magnitude faster solution times compared to other single-variable update ASIC solvers on uniform random 3-SAT problems, while outperforming all other solvers by 10 \div 200 \times on the studied higher-order K-SAT problems, relevant to cryptography applications.
ISSN:2158-9682
DOI:10.23919/VLSITechnologyandCir65189.2025.11074791