Innovative Techniques in the Construction of Very Large Scale Integration Circuits for Low-Power and High-Performance Circuits
Portable electronic gadgets and high-performance computing systems have increased demand for low-power, high-performance integrated circuits (ICs). VLSI technology, which creates integrated circuits with dozens to millions of transistors on a chip, is leading these efforts. This research investigate...
Uloženo v:
| Vydáno v: | 2024 Global Conference on Communications and Information Technologies (GCCIT) s. 1 - 6 |
|---|---|
| Hlavní autoři: | , , , , , |
| Médium: | Konferenční příspěvek |
| Jazyk: | angličtina |
| Vydáno: |
IEEE
25.10.2024
|
| Témata: | |
| On-line přístup: | Získat plný text |
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
|
| Abstract | Portable electronic gadgets and high-performance computing systems have increased demand for low-power, high-performance integrated circuits (ICs). VLSI technology, which creates integrated circuits with dozens to millions of transistors on a chip, is leading these efforts. This research investigates low-power, high-performance VLSI circuit construction methods. We start with VLSI design fundamentals and power management and performance optimization concerns. The constraints of traditional VLSI design methods in satisfying current electronics' strict requirements are examined. VLSI design methodology development and evaluation are the focus of this research. Advanced power optimization methods include MTCMOS, adaptive body biasing, and power gating. We also study clock tree improvement, signal integrity enhancement, and new materials and device topologies for high performance. In addition, we study how machine learning techniques automate and optimize circuit placement, routing, and timing in VLSI design. AI handles the complexity of current VLSI designs and finds optimal design parameters for minimal power and high performance. Scaling VLSI circuits to newer technology nodes raises process variance, leakage current, and thermal management difficulties, which the research tackles. These issues can be overcome with new ways to keep VLSI circuits scaling while preserving performance and power efficiency. Finally, case studies and experimental findings show that the offered methods work in real-world applications. These findings demonstrate significant power usage and performance benefits over typical VLSI design. In conclusion, our research advances VLSI technology by developing low-power, high-performance integrated circuits. The proposed VLSI design methods and solutions could lead to more efficient and powerful electronic systems. |
|---|---|
| AbstractList | Portable electronic gadgets and high-performance computing systems have increased demand for low-power, high-performance integrated circuits (ICs). VLSI technology, which creates integrated circuits with dozens to millions of transistors on a chip, is leading these efforts. This research investigates low-power, high-performance VLSI circuit construction methods. We start with VLSI design fundamentals and power management and performance optimization concerns. The constraints of traditional VLSI design methods in satisfying current electronics' strict requirements are examined. VLSI design methodology development and evaluation are the focus of this research. Advanced power optimization methods include MTCMOS, adaptive body biasing, and power gating. We also study clock tree improvement, signal integrity enhancement, and new materials and device topologies for high performance. In addition, we study how machine learning techniques automate and optimize circuit placement, routing, and timing in VLSI design. AI handles the complexity of current VLSI designs and finds optimal design parameters for minimal power and high performance. Scaling VLSI circuits to newer technology nodes raises process variance, leakage current, and thermal management difficulties, which the research tackles. These issues can be overcome with new ways to keep VLSI circuits scaling while preserving performance and power efficiency. Finally, case studies and experimental findings show that the offered methods work in real-world applications. These findings demonstrate significant power usage and performance benefits over typical VLSI design. In conclusion, our research advances VLSI technology by developing low-power, high-performance integrated circuits. The proposed VLSI design methods and solutions could lead to more efficient and powerful electronic systems. |
| Author | Pagunuran, Jubert R. Rajalingam, A. Kirubakaran, D. Sasikala, G. Gomathi, P. Saravanan, V. |
| Author_xml | – sequence: 1 givenname: V. surname: Saravanan fullname: Saravanan, V. email: saravananv.sse@saveetha.com organization: Saveetha University,Saveetha School of Engineering, Saveetha Institute of Medical and Technical Sciences,Department of Nano Electronics Materials and Sensors,Chennai,Tamilnadu,India – sequence: 2 givenname: G. surname: Sasikala fullname: Sasikala, G. email: sasikalaeverest1974@gmail.com organization: Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology,Department of ECE,Chennai – sequence: 3 givenname: P. surname: Gomathi fullname: Gomathi, P. email: gomathipr16@gmail.com organization: V.S.B. Engineering College,Department of ECE – sequence: 4 givenname: D. surname: Kirubakaran fullname: Kirubakaran, D. email: dk.cse@rmkec.ac.in organization: R.M.K Engineering College,Department of Computer Science and Engineering – sequence: 5 givenname: A. surname: Rajalingam fullname: Rajalingam, A. email: raja.lingam@utas.edu.om organization: University of Technology and Applied Sciences,College of Engineering and Technology,Engineering Department,Shinas,Sultanate of Oman – sequence: 6 givenname: Jubert R. surname: Pagunuran fullname: Pagunuran, Jubert R. email: Jubert.pagunuran@utas.edu.om organization: University of Technology and Applied Sciences,College of Engineering and Technology,Engineering Department,Shinas,Sultanate of Oman |
| BookMark | eNo9kNFKwzAYhSPohc69gRf_C3QmTZs0l1J0KxQcWLwdSfpnC2yJpt3Gbnx2h1OvDofv41ycO3IdYkBCgNEZY1Q9zuu66QTPeTHLaV7MGK1EziW9IlMlVcVLyqtKMXFLvpoQ4kGP_oDQod0E_7nHAXyAcYNQxzCMaW9HHwNEB--YTtDqtEZ4s3qL0IQR10n_8Nonu_fjAC4maOMxW8YjJtChh4Vfb7IlpjPZ6WDx370nN05vB5z-5oR0L89dvcja13lTP7WZV2zMemXykprCCO4sN4UUTEqBKBU1Sp1bKWyOvaocV864wlArClqyEmXvKub4hDxcZj0irj6S3-l0Wv29wr8B5_te3g |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IL CBEJK RIE RIL |
| DOI | 10.1109/GCCIT63234.2024.10862370 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP All) 1998-Present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| EISBN | 9798350388916 |
| EndPage | 6 |
| ExternalDocumentID | 10862370 |
| Genre | orig-research |
| GroupedDBID | 6IE 6IL CBEJK RIE RIL |
| ID | FETCH-LOGICAL-i91t-d9b250b4b63fc3b4761776ee790b9976156c2ed98f39fbf4b0c640515e7df81f3 |
| IEDL.DBID | RIE |
| IngestDate | Wed Feb 12 06:22:37 EST 2025 |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-i91t-d9b250b4b63fc3b4761776ee790b9976156c2ed98f39fbf4b0c640515e7df81f3 |
| PageCount | 6 |
| ParticipantIDs | ieee_primary_10862370 |
| PublicationCentury | 2000 |
| PublicationDate | 2024-Oct.-25 |
| PublicationDateYYYYMMDD | 2024-10-25 |
| PublicationDate_xml | – month: 10 year: 2024 text: 2024-Oct.-25 day: 25 |
| PublicationDecade | 2020 |
| PublicationTitle | 2024 Global Conference on Communications and Information Technologies (GCCIT) |
| PublicationTitleAbbrev | GCCIT |
| PublicationYear | 2024 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| Score | 1.9021255 |
| Snippet | Portable electronic gadgets and high-performance computing systems have increased demand for low-power, high-performance integrated circuits (ICs). VLSI... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 1 |
| SubjectTerms | Adaptive Body Biasing Clock Tree Optimization Design Automation Design methodology Emerging Materials and Device Structures Leakage currents Machine learning Machine Learning in VLSI Design Performance evaluation Power Gating Process Variation Routing Signal integrity Signal Integrity Enhancement Thermal management Timing Topology Very large scale integration |
| Title | Innovative Techniques in the Construction of Very Large Scale Integration Circuits for Low-Power and High-Performance Circuits |
| URI | https://ieeexplore.ieee.org/document/10862370 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV07a8MwEBZt6NCpLU3pGw1dlTjSWbJm07SBEAw1JVuwXuDFLnmVLv3tlRw7oUOHbkISEtwh7pN0330IPSlqTMKVJo4WBQHtT7pMeEGYjhMuIaZgo0ZsQsxmyXwus5as3nBhrLVN8pkdhGbzl29qvQlPZcOgCkSZ8Df0YyHEjqzVZedEcviSppOcM8rCWwmFQTf9l3BKEzfGZ__c8Rz1Dww8nO1jywU6stUl-p60EqZbi_Ou9uoKlxX2KA4H6c2uGCyuHX63yy88DYne-M07wuJJWxkijKflUm_K9Qp7zIqn9SfJgloaLiqDQ-YHyQ58gv3cPsrHz3n6Slr9BFLK0ZoYqTy-UaA4c5opEB6sCG6tkJGSHoX4m5um1sjEMemUAxVpDkHyxQrjkpFjV6hX1ZW9RlhyAZFfg0ZmBCKJgzhHUUQgAIBCIW5QP9hu8bGrkLHozHb7R_8dOg0eCjGAxveo561jH9CJ3q7L1fKx8esPBbumLQ |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LS8QwEA6yCnpSccW3OXjNbpukSXMurlusS8Eie1uaF_TSlX2JF3-7Sbd18eDBW8irMEOYL-l88wHwILHWMZMKWVyWiCp30kXMSkRUFDNBI0xN0IhN8Mkknk5F3pLVGy6MMaZJPjMD32z-5eu5WvunsqFXBcKEuxv6fkQpDrd0rS4_JxDDpyRJC0Yw8a8lmA66Bb-kU5rIMTr-5zdPQH_HwYP5T3Q5BXumPgNfaStiujGw6KqvLmFVQ4fjoBff7MrBwrmFb2bxCTOf6g1fnSsMTNvaEH48qRZqXa2W0KFWmM0_UO710mBZa-hzP1C-YxT8zO2DYvRYJGPUKiigSoQrpIV0CEdSyYhVRFLu4ApnxnARSOFwiLu7KWy0iC0RVloqA8WoF30xXNs4tOQc9Op5bS4AFIzTwO2BAx1SHkdenqMsA8qpcwQt-SXoe9vN3rc1Mmad2a7-6L8Hh-PiJZtl6eT5Ghx5b_mIgKMb0HOWMrfgQG1W1XJx1_j4G9Y3qXQ |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2024+Global+Conference+on+Communications+and+Information+Technologies+%28GCCIT%29&rft.atitle=Innovative+Techniques+in+the+Construction+of+Very+Large+Scale+Integration+Circuits+for+Low-Power+and+High-Performance+Circuits&rft.au=Saravanan%2C+V.&rft.au=Sasikala%2C+G.&rft.au=Gomathi%2C+P.&rft.au=Kirubakaran%2C+D.&rft.date=2024-10-25&rft.pub=IEEE&rft.spage=1&rft.epage=6&rft_id=info:doi/10.1109%2FGCCIT63234.2024.10862370&rft.externalDocID=10862370 |