High-Performance Computing with FPGA-Based Parallel Data Processing Systems

Traditional architectures of Central Processing Units (CPUs) and Graphics Processing Units (GPUs) are becoming unsuitable for High-Performance Computing (HPC) due to their high-power consumption and inability to process data in real-time. This study proposes a novel parallel data processing system t...

Celý popis

Podrobná bibliografie

Vydáno v:	2024 International Conference on Sustainable Communication Networks and Application (ICSCNA) s. 294 - 300
Hlavní autoři:	Vaithianathan, Muthukumaran, Udkar, Shivakumar, Roy, Deepanjan, Reddy, Manjunath, Rajasekaran, Senkadir
Médium:	Konferenční příspěvek
Jazyk:	angličtina
Vydáno:	IEEE 11.12.2024
Témata:	Computer architecture Dynamic scheduling Field programmable gate arrays Field Programming Gate Array (FPGA) High performance computing High-Performance Computing (HPC) Low Latency Modular Architecture Parallel Data Processing Parallel processing Pipelines Processor scheduling Real-time systems Scalability Throughput
On-line přístup:	Získat plný text
Tagy:	Přidat tag Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!