Low power optimization of instruction cache based on tag check reduction

In the embedded microprocessor based systems, the instruction cache dissipates a large percentage of the system power, since the instruction fetching occurs on nearly every clock cycle. This paper proposes a low power optimization method of instruction cache based on tag check reduction. By using th...

Celý popis

Podrobná bibliografia

Vydané v:	2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology (ICSICT) s. 1 - 3
Hlavní autori:	Quanquan Li, Lidan Bao, Tiejun Zhang, Chaohuan Hou
Médium:	Konferenčný príspevok..
Jazyk:	English
Vydavateľské údaje:	IEEE 01.10.2012
Predmet:	Arrays compiler support Degradation Digital signal processing low power instruction cache Microprocessors Optimization Power demand Program processors tag check reduction
ISBN:	9781467324748, 1467324744
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!