Low power optimization of instruction cache based on tag check reduction

In the embedded microprocessor based systems, the instruction cache dissipates a large percentage of the system power, since the instruction fetching occurs on nearly every clock cycle. This paper proposes a low power optimization method of instruction cache based on tag check reduction. By using th...

Full description

Bibliographic Details

Published in:	2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology (ICSICT) pp. 1 - 3
Main Authors:	Quanquan Li, Lidan Bao, Tiejun Zhang, Chaohuan Hou
Format:	Conference Proceeding
Language:	English
Published:	IEEE 01.10.2012
Subjects:	Arrays compiler support Degradation Digital signal processing low power instruction cache Microprocessors Optimization Power demand Program processors tag check reduction
ISBN:	9781467324748, 1467324744
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!