Low power optimization of instruction cache based on tag check reduction

In the embedded microprocessor based systems, the instruction cache dissipates a large percentage of the system power, since the instruction fetching occurs on nearly every clock cycle. This paper proposes a low power optimization method of instruction cache based on tag check reduction. By using th...

Full description

Saved in:
Bibliographic Details
Published in:2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology (ICSICT) pp. 1 - 3
Main Authors: Quanquan Li, Lidan Bao, Tiejun Zhang, Chaohuan Hou
Format: Conference Proceeding
Language:English
Published: IEEE 01.10.2012
Subjects:
Arrays
compiler support
Degradation
Digital signal processing
low power instruction cache
Microprocessors
Optimization
Power demand
Program processors
tag check reduction
ISBN:9781467324748, 1467324744
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract In the embedded microprocessor based systems, the instruction cache dissipates a large percentage of the system power, since the instruction fetching occurs on nearly every clock cycle. This paper proposes a low power optimization method of instruction cache based on tag check reduction. By using the compiler to denote the loops whose length is less than the instruction cache size and adding some simple logic circuits to control the tag array access, the unnecessary tag checks could be reduced and the instruction cache energy consumption could be saved. Experimental results of the SuperV DSP show that this approach could save 20.1% of instruction cache power consumption, with only 0.69% of area increasing and 0.05% of performance degradation.
AbstractList In the embedded microprocessor based systems, the instruction cache dissipates a large percentage of the system power, since the instruction fetching occurs on nearly every clock cycle. This paper proposes a low power optimization method of instruction cache based on tag check reduction. By using the compiler to denote the loops whose length is less than the instruction cache size and adding some simple logic circuits to control the tag array access, the unnecessary tag checks could be reduced and the instruction cache energy consumption could be saved. Experimental results of the SuperV DSP show that this approach could save 20.1% of instruction cache power consumption, with only 0.69% of area increasing and 0.05% of performance degradation.
Author Tiejun Zhang
Lidan Bao
Chaohuan Hou
Quanquan Li
Author_xml – sequence: 1
  surname: Quanquan Li
  fullname: Quanquan Li
  email: liquanquan2007@126.com
  organization: Grad. Univ. of Chinese Acad. of Sci., Beijing, China
– sequence: 2
  surname: Lidan Bao
  fullname: Lidan Bao
  organization: Grad. Univ. of Chinese Acad. of Sci., Beijing, China
– sequence: 3
  surname: Tiejun Zhang
  fullname: Tiejun Zhang
  organization: Digital Syst. Integration Lab., Inst. of Acoust., Beijing, China
– sequence: 4
  surname: Chaohuan Hou
  fullname: Chaohuan Hou
  organization: Digital Syst. Integration Lab., Inst. of Acoust., Beijing, China
BookMark eNo1j8FOwzAQRI0ACVryBb34BxLWdmI7RxQBjRSJA7lXG3sDBppESVAFX0_UltPMG82uNCt21fUdMbYRkAgB-X1ZvJZFnUgQMtGpNkarC7YSi1MyNZm8ZFFu7D-n9oZF0_QBAMu1AQW3bFv1Bz70Bxp5P8xhH35xDn3H-5aHbprHb3dEh-6deIMTeb7gjG98CdwnH8mfKnfsusWviaKzrln99FgX27h6eS6LhyoOOcwx6RxBaIOQNmBb79FnGmwmjVUOoMkMSovkbYMZWGeNMcrk3jlC0WLaqjXbnN4GItoNY9jj-LM7b1d_DRdQDA
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/ICSICT.2012.6467763
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 1467324752
9781467324755
1467324736
9781467324731
EndPage 3
ExternalDocumentID 6467763
Genre orig-research
GroupedDBID 6IE
6IF
6IK
6IL
6IN
AAJGR
AAWTH
ADFMO
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
IEGSK
IERZE
OCL
RIE
RIL
ID FETCH-LOGICAL-i90t-e69a0167a04b08fddad560852783c00b57a28aed8ba508c8777379dccea1fa4f3
IEDL.DBID RIE
ISBN 9781467324748
1467324744
IngestDate Wed Aug 27 04:23:24 EDT 2025
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i90t-e69a0167a04b08fddad560852783c00b57a28aed8ba508c8777379dccea1fa4f3
PageCount 3
ParticipantIDs ieee_primary_6467763
PublicationCentury 2000
PublicationDate 2012-Oct.
PublicationDateYYYYMMDD 2012-10-01
PublicationDate_xml – month: 10
  year: 2012
  text: 2012-Oct.
PublicationDecade 2010
PublicationTitle 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology (ICSICT)
PublicationTitleAbbrev ICSICT
PublicationYear 2012
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0001107030
Score 1.4983048
Snippet In the embedded microprocessor based systems, the instruction cache dissipates a large percentage of the system power, since the instruction fetching occurs on...
SourceID ieee
SourceType Publisher
StartPage 1
SubjectTerms Arrays
compiler support
Degradation
Digital signal processing
low power instruction cache
Microprocessors
Optimization
Power demand
Program processors
tag check reduction
Title Low power optimization of instruction cache based on tag check reduction
URI https://ieeexplore.ieee.org/document/6467763
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3PT8IwFH4B4sGTGjD-Tg8eHXSsW9szkUBiCIkcuJGuPwwxMoKo_77vlQkx8eJtbbZmbde9L-37vg_gnps0GKdNUorQT0SuikSZLE9MFnKdWhtSYaLZhJxM1Hyupw142HNhvPcx-cx36TKe5bvKftBWWa_AVY3roQlNKeWOq3XYT0njxxu5W4VEmCCF-JF0qsuqVh1Kue6NB8_jwYxSu_rdutlf_ioxvAxP_vdip9A58PTYdB-BzqDhV20YPVVfbE3mZ6zC_8FbTbRkVWDLg1wss6TkzCiIOYbFrXlhWGFf2YbEXOmWDsyGj7PBKKn9EpKl5tvEF9oQqcBwUXIVnDMO4YzKyUvDcl7m0vSV8U6VBlGZJSHATGpnraf5EiE7h9aqWvkLYA5RHA9FnhpEWPiwDlxi2JLYnFI6yEto0yAs1jtFjEXd_6u_q6_hmMZ5lwJ3Ay3sqb-FI_u5Xb5v7uI0fgOUdZop
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3PT8MgGP0yp4me1GzG33LwaDdoocB50WxxLkvsYbeF8sMsxnWZU_99gdUtJl68FdKSAqXfC3zvPYBbrIhTRqqkpC5NKBN5IlTGEpU5JonWjlAVzSb4aCQmEzluwN2GC2OtjclnthMu41m-qfRH2Crr5n5V-_WwA7uM0pSs2VrbHRUSP9_I3sq5Bwqc0h9Rp7osat0hgmV30Hse9IqQ3JV26oZ_OazEAPNw-L9XO4L2lqmHxpsYdAwNO29Bf1h9oUWwP0OV_yO81VRLVDk02wrGIh20nFEIYwb54kq9IF-hX9EyyLmGW9pQPNwXvX5SOyYkM4lXic2lCrQChWmJhTNGGQ9oBAtuGhrjknGVCmWNKJXHZTpIAWZcGq1tmDHqshNozqu5PQVkPI7DLmdEeYzlH5YOcx-4uG9OCOn4GbTCIEwXa02Mad3_87-rb2C_XzwNp8PB6PECDsKYrxPiLqHpe22vYE9_rmbvy-s4pd_PaJ1w
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2012+IEEE+11th+International+Conference+on+Solid-State+and+Integrated+Circuit+Technology+%28ICSICT%29&rft.atitle=Low+power+optimization+of+instruction+cache+based+on+tag+check+reduction&rft.au=Quanquan+Li&rft.au=Lidan+Bao&rft.au=Tiejun+Zhang&rft.au=Chaohuan+Hou&rft.date=2012-10-01&rft.pub=IEEE&rft.isbn=9781467324748&rft.spage=1&rft.epage=3&rft_id=info:doi/10.1109%2FICSICT.2012.6467763&rft.externalDocID=6467763
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781467324748/lc.gif&client=summon&freeimage=true
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781467324748/mc.gif&client=summon&freeimage=true
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781467324748/sc.gif&client=summon&freeimage=true