A Memory-Efficient CAVLC Decoding Scheme for H.264/AVC

This paper presents a memory-efficient CAVLC decoding architecture for H.264/AVC. In the proposed architecture, not only the memory space is reduced for decoding the syntax elements such as coeff token, total zero, and run before, but also the decode efficiency is improved. After the analysis of the...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:2008 10th International Conference on Advanced Communication Technology Ročník 2; s. 1135 - 1138
Hlavní autori: Yanling Chen, Xixin Cao, Xiaoming Peng, Chungan Peng, Dunshan Yu, Xing Zhang
Médium: Konferenčný príspevok..
Jazyk:English
Vydavateľské údaje: IEEE 01.02.2008
Predmet:
ISBN:8955191367, 9788955191363, 8955191359, 9788955191356
ISSN:1738-9445
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Popis
Shrnutí:This paper presents a memory-efficient CAVLC decoding architecture for H.264/AVC. In the proposed architecture, not only the memory space is reduced for decoding the syntax elements such as coeff token, total zero, and run before, but also the decode efficiency is improved. After the analysis of the decoding principle of the CAVLC, we simplify the coeff-token VLD table and propose a new coeff-token VLD based on arithmetic operation and the look-up table combination architecture. The run-before VLD can used the same principle as the proposed coeff-token VLD. Otherwise, the proposed scheme also adope the zero block skipping technique and multiple symbols decoding scheme when decoding SignTrail. The simulation results show that our system can run at I68MHz clock frequency and the average cycles for decoding one macro-block is 136 cycles. The proposed architecture can achieves an approximate 39-53% savings in memory access without video quality degrading.
ISBN:8955191367
9788955191363
8955191359
9788955191356
ISSN:1738-9445
DOI:10.1109/ICACT.2008.4493966