Design of a novel reversible multiplier circuit using modified full adder
Multiplier circuits play an important role in reversible computation, which is helpful in diverse areas such as low power CMOS design, optical computing, DNA computing and bioinformatics, quantum computing and nanotechnology. In this paper a new reversible device called MFA (modified full adder) is...
Uložené v:
| Vydané v: | 2010 International Conference On Computer Design and Applications Ročník 3; s. V3-230 - V3-234 |
|---|---|
| Hlavní autori: | , , |
| Médium: | Konferenčný príspevok.. |
| Jazyk: | English |
| Vydavateľské údaje: |
IEEE
01.06.2010
|
| Predmet: | |
| On-line prístup: | Získať plný text |
| Tagy: |
Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
|
| Abstract | Multiplier circuits play an important role in reversible computation, which is helpful in diverse areas such as low power CMOS design, optical computing, DNA computing and bioinformatics, quantum computing and nanotechnology. In this paper a new reversible device called MFA (modified full adder) is used to design a novel reversible 4-bit binary multiplier circuit with low hardware complexity. It has been shown that the proposed reversible logic device in designing multiplier circuits can work singly as a reversible full adder. Furthermore, it has been demonstrated that the proposed design of reversible multiplier circuit needs fewer garbage outputs and constant inputs. The proposed multiplier can be generalized for N×N bit multiplication. Thus, this job will be of significant value as the technologies mature. |
|---|---|
| AbstractList | Multiplier circuits play an important role in reversible computation, which is helpful in diverse areas such as low power CMOS design, optical computing, DNA computing and bioinformatics, quantum computing and nanotechnology. In this paper a new reversible device called MFA (modified full adder) is used to design a novel reversible 4-bit binary multiplier circuit with low hardware complexity. It has been shown that the proposed reversible logic device in designing multiplier circuits can work singly as a reversible full adder. Furthermore, it has been demonstrated that the proposed design of reversible multiplier circuit needs fewer garbage outputs and constant inputs. The proposed multiplier can be generalized for N×N bit multiplication. Thus, this job will be of significant value as the technologies mature. |
| Author | Ehsanpour, M Moallem, P Vafaei, A |
| Author_xml | – sequence: 1 givenname: M surname: Ehsanpour fullname: Ehsanpour, M email: ma.ehsanpour@gmail.com organization: Young Res. Club, Islamic Azad Univ., Isfahan, Iran – sequence: 2 givenname: P surname: Moallem fullname: Moallem, P email: p_moallem@eng.ui.ac.ir organization: Dept. of Electr. Eng., Univ. of Isfahan, Isfahan, Iran – sequence: 3 givenname: A surname: Vafaei fullname: Vafaei, A email: Abbas_vafaei@eng.ui.ac.ir organization: Dept. of Comput. Eng., Univ. of Isfahan, Isfahan, Iran |
| BookMark | eNotj8tqwzAQAFVoD22aH2gv-oGkK1myrGNw-jAEesk9yN5VWJDtINuB_n0LzWmYy8A8ifthHEiIFwVbpcC_NXW93201_Lm1BpzXd2LtXaWMNsap0thH0exp4vMgxyiDHMYrJZnpSnniNpHslzTzJTFl2XHuFp7lMvFwlv2IHJlQxiUlGRApP4uHGNJE6xtX4vjxfqy_Nofvz6beHTbsYd50GhxRIFJYoYulpwhQBYgdRvS6LSFgoUJJhS4JjUPrY2srTRaBKLpiJV7_s0xEp0vmPuSf0-2v-AVUi0uT |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IL CBEJK RIE RIL |
| DOI | 10.1109/ICCDA.2010.5540792 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Xplore POP ALL IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP All) 1998-Present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE/IET Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| EISBN | 9781424471645 1424471648 |
| EndPage | V3-234 |
| ExternalDocumentID | 5540792 |
| Genre | orig-research |
| GroupedDBID | 6IE 6IL CBEJK RIE RIL |
| ID | FETCH-LOGICAL-i90t-c207eeaee1d8d7f69ef008a0fcdfd92b60ad31a6e326ed47d59fb582e5d0eef73 |
| IEDL.DBID | RIE |
| IngestDate | Thu Jun 29 18:39:22 EDT 2023 |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-i90t-c207eeaee1d8d7f69ef008a0fcdfd92b60ad31a6e326ed47d59fb582e5d0eef73 |
| ParticipantIDs | ieee_primary_5540792 |
| PublicationCentury | 2000 |
| PublicationDate | 2010-June |
| PublicationDateYYYYMMDD | 2010-06-01 |
| PublicationDate_xml | – month: 06 year: 2010 text: 2010-June |
| PublicationDecade | 2010 |
| PublicationTitle | 2010 International Conference On Computer Design and Applications |
| PublicationTitleAbbrev | ICCDA |
| PublicationYear | 2010 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| Score | 1.5167198 |
| Snippet | Multiplier circuits play an important role in reversible computation, which is helpful in diverse areas such as low power CMOS design, optical computing, DNA... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | V3-230 |
| SubjectTerms | Adders Bioinformatics Circuits Constant input DNA computing Garbage output Hardware Logic devices Multiplier Nanotechnology Optical computing Optical design Quantum architectures Quantum computing Reversible circuits |
| Title | Design of a novel reversible multiplier circuit using modified full adder |
| URI | https://ieeexplore.ieee.org/document/5540792 |
| Volume | 3 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LSwMxEA61ePCk0opvcvBobPaVx1FaiwUpPfTQW8ljIgt1V9Ztf3-T3bUiePEWQh4wgZnJzDffIPSgHKRGOEEYCEdSY4GoKNIkkToxnGXgdEPi-sbnc7FayUUPPR5qYQCgAZ_BUxg2uXxbmm0IlY2ywBYnvcI94py1tVrfdTBUjmbj8eS5BWt1C391TGkMxvT0f1edoeFP5R1eHGzKOepBMUCzSQOzwKXDChflDjY4EC_5b77eAO4ggd68YZNXZpvXOIDZ3_FHaXPnPUwcQuw4aJhqiJbTl-X4lXQtEEguaU1MTDmAAoissNwxCc7bbEWdsc7KWDOqbBIpBt4JA5tym0mnMxFDZimA48kF6hdlAZcIm0Dd5iKu_P6UxbFwmlpuE-uPhIymV2gQpLD-bEku1p0Arv-evkEnbRo9hCNuUb-utnCHjs2uzr-q--Zl9m3FlHk |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LSwMxEA6lCnpSacW3OXg0NvtMcpTW0mItPfTQW8ljIgt1t6zb_n6T7VoRvHgLIQ-YwMxk5ptvEHqQFmLNLScpcEtibYDIIFAkEirSLE3AqprEdcKmU75YiFkLPe5rYQCgBp_Bkx_WuXxT6I0PlfUSzxYnnMI98J2zmmqt70oYKnrjfn_wvINrNUt_9UypTcbw5H-XnaLuT-0dnu2tyhlqQd5B40ENtMCFxRLnxRZW2FMvuY--WgFuQIHOwGGdlXqTVdjD2d_xR2Ey63xM7IPs2OuYsovmw5d5f0SaJggkE7QiOqQMQAIEhhtmUwHWWW1JrTbWiFClVJookCk4NwxMzEwirEp4CImhAJZF56idFzlcIKw9eZsNmHT74zQMuVXUMBMZdyQkNL5EHS-F5XpHc7FsBHD19_Q9OhrN3ybLyXj6eo2Od0l1H5y4Qe2q3MAtOtTbKvss7-pX-gJYjpfC |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2010+International+Conference+On+Computer+Design+and+Applications&rft.atitle=Design+of+a+novel+reversible+multiplier+circuit+using+modified+full+adder&rft.au=Ehsanpour%2C+M&rft.au=Moallem%2C+P&rft.au=Vafaei%2C+A&rft.date=2010-06-01&rft.pub=IEEE&rft.volume=3&rft.spage=V3-230&rft.epage=V3-234&rft_id=info:doi/10.1109%2FICCDA.2010.5540792&rft.externalDocID=5540792 |