Hybrid Decoding for Polar Codes

Among various polar decoding algorithms, SC-List [2] and SC-Flip [3] suffer from high hardware complexity and long decoding latency, respectively. In this paper, a novel hybrid decoding algorithm is proposed to achieve affordable hardware complexity with a suitable decoding latency. According to the...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:2018 International SoC Design Conference (ISOCC) s. 121 - 122
Hlavní autoři: Choi, Soyeon, Yoo, Hoyoung
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 01.11.2018
Témata:
Complexity theory
Decoding
Error correction codes
Hardware
hybrid decoding
Indexes
polar codes
Reliability
SC-List decoding
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:Among various polar decoding algorithms, SC-List [2] and SC-Flip [3] suffer from high hardware complexity and long decoding latency, respectively. In this paper, a novel hybrid decoding algorithm is proposed to achieve affordable hardware complexity with a suitable decoding latency. According to the experimental results, the proposed method affords a comparable error-correcting performance to that of SC-List [2] and SC-Flip [3] counter parts.
DOI:10.1109/ISOCC.2018.8649922