ISIS: a genetic algorithm based technique for custom on-chip interconnection network synthesis

On-chip packet switched interconnection networks (or network-on-chip (NoC)) have been proposed as a solution to the communication challenges of system-on-chip (SoC) design in the nanoscale regime. SoC design offers the opportunity for incorporating custom NoC architectures that are more suitable for...

Celý popis

Podrobná bibliografie

Vydáno v:	18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design s. 623 - 628
Hlavní autoři:	Srinivasan, K., Chatha, K.S.
Médium:	Konferenční příspěvek
Jazyk:	angličtina
Vydáno:	IEEE 2005
Témata:	Communication switching Cost function Energy consumption Genetic algorithms Intersymbol interference Multiprocessor interconnection networks Network synthesis Network-on-a-chip Packet switching System-on-a-chip
ISBN:	0769522645, 9780769522647
ISSN:	1063-9667
On-line přístup:	Získat plný text
Tagy:	Přidat tag Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!