ISIS: a genetic algorithm based technique for custom on-chip interconnection network synthesis
On-chip packet switched interconnection networks (or network-on-chip (NoC)) have been proposed as a solution to the communication challenges of system-on-chip (SoC) design in the nanoscale regime. SoC design offers the opportunity for incorporating custom NoC architectures that are more suitable for...
Saved in:
| Published in: | 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design pp. 623 - 628 |
|---|---|
| Main Authors: | , |
| Format: | Conference Proceeding |
| Language: | English |
| Published: |
IEEE
2005
|
| Subjects: | |
| ISBN: | 0769522645, 9780769522647 |
| ISSN: | 1063-9667 |
| Online Access: | Get full text |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Abstract | On-chip packet switched interconnection networks (or network-on-chip (NoC)) have been proposed as a solution to the communication challenges of system-on-chip (SoC) design in the nanoscale regime. SoC design offers the opportunity for incorporating custom NoC architectures that are more suitable for a particular application, and do not necessarily conform to regular topologies. This paper presents ISIS, a novel genetic algorithm (GA) based technique for custom NoC synthesis that optimizes both the power consumption and area of the design subject 10 the performance constraints, and generates a custom NoC topology and mapping of the communication traces on the architecture. ISIS solves a multi-objective optimization problem by minimizing a cost function expressed as a linear combination of the cost incurred due to power consumption and area. We present a detailed analysis of the quality of the results and the solution times of the proposed technique by extensive experimentation with realistic benchmarks and comparisons with optimal MILP solutions. |
|---|---|
| AbstractList | On-chip packet switched interconnection networks (or network-on-chip (NoC)) have been proposed as a solution to the communication challenges of system-on-chip (SoC) design in the nanoscale regime. SoC design offers the opportunity for incorporating custom NoC architectures that are more suitable for a particular application, and do not necessarily conform to regular topologies. This paper presents ISIS, a novel genetic algorithm (GA) based technique for custom NoC synthesis that optimizes both the power consumption and area of the design subject 10 the performance constraints, and generates a custom NoC topology and mapping of the communication traces on the architecture. ISIS solves a multi-objective optimization problem by minimizing a cost function expressed as a linear combination of the cost incurred due to power consumption and area. We present a detailed analysis of the quality of the results and the solution times of the proposed technique by extensive experimentation with realistic benchmarks and comparisons with optimal MILP solutions. |
| Author | Chatha, K.S. Srinivasan, K. |
| Author_xml | – sequence: 1 givenname: K. surname: Srinivasan fullname: Srinivasan, K. organization: Dept. of Comput. Sci. & Eng., Arizona State Univ., Tempe, AZ, USA – sequence: 2 givenname: K.S. surname: Chatha fullname: Chatha, K.S. organization: Dept. of Comput. Sci. & Eng., Arizona State Univ., Tempe, AZ, USA |
| BookMark | eNotj81OAjEURpuIiYAuXbnpCwzeTv9m3BkUnYTEBcSlpO1cmCq0OC0xvL2T6Oo7Z3OSb0JGIQYk5JbBjDGo75v5-9OsBJCD8gsyAa1qWZZKyBEZM1C8qJXSV2SS0icAVBL0mHw0q2b1QA3dYcDsHTX7Xex97g7UmoQtzei64L9PSLexp-6UcjzQGArX-SP1IWPvYgjoso-BDomf2H_RdA65w-TTNbncmn3Cm_-dkvXieT1_LZZvL838cVn4GnJRVabUUJaVaBVqYWyFKLnWVtVi-CJai6YVTluHCgaWzLBtzZiwFqysJZ-Su7-sR8TNsfcH0583jFecC85_AcGgVTA |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IL CBEJK RIE RIL |
| DOI | 10.1109/ICVD.2005.113 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP All) 1998-Present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering |
| EndPage | 628 |
| ExternalDocumentID | 1383343 |
| Genre | orig-research |
| GroupedDBID | 23M 29R 6IE 6IF 6IH 6IK 6IL 6IN AAJGR AAWTH ABLEC ADZIZ ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO IEGSK IPLJI M43 OCL RIE RIL RNS |
| ID | FETCH-LOGICAL-i90t-88a2702284d6e74ab8ee5377b6941134dbead4c7bce60bea51a1f9114bb0b5953 |
| IEDL.DBID | RIE |
| ISBN | 0769522645 9780769522647 |
| ISSN | 1063-9667 |
| IngestDate | Wed Aug 27 02:13:33 EDT 2025 |
| IsPeerReviewed | false |
| IsScholarly | true |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-i90t-88a2702284d6e74ab8ee5377b6941134dbead4c7bce60bea51a1f9114bb0b5953 |
| PageCount | 6 |
| ParticipantIDs | ieee_primary_1383343 |
| PublicationCentury | 2000 |
| PublicationDate | 20050000 |
| PublicationDateYYYYMMDD | 2005-01-01 |
| PublicationDate_xml | – year: 2005 text: 20050000 |
| PublicationDecade | 2000 |
| PublicationTitle | 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design |
| PublicationTitleAbbrev | ICVD |
| PublicationYear | 2005 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| SSID | ssj0008507 ssj0000397144 |
| Score | 1.7411479 |
| Snippet | On-chip packet switched interconnection networks (or network-on-chip (NoC)) have been proposed as a solution to the communication challenges of system-on-chip... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 623 |
| SubjectTerms | Communication switching Cost function Energy consumption Genetic algorithms Intersymbol interference Multiprocessor interconnection networks Network synthesis Network-on-a-chip Packet switching System-on-a-chip |
| Title | ISIS: a genetic algorithm based technique for custom on-chip interconnection network synthesis |
| URI | https://ieeexplore.ieee.org/document/1383343 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV09T8MwELXaigEWPlrEtzwwEpo0dpywFiq6VJVaoU5UsXOhkWhSJSkS_56zE9IOLGyOp8g--92d770j5J4rLiECD3cATxNTCiwfYd3ybLQeP4hjZkvTbEJMJv5iEUxb5KHhwgCAKT6DRz00b_lRprY6VdZ3MJxymdsmbSG8iqvV5FNsBFZHQ1V9C_vcUKUx4nG1AqWoQvZAuxuM18o7v99iJ77ZHw_fnqtUi6NbHuy1XDGIMzr-37-ekN6OukenDSidkhakZ-RoT3WwS97Hs_HsiYYUbUdTGGn4-ZHlSblaU41pEW10XSl6tFRt0T9c0yy11CrZUK0vkStdHmMYETSt6shp8Z2iL1kkRY_MRy_z4atVt1mwksAuLd8PNScNYSryQLBQ-gDcFUJqiqvjskiisTElpALPxjF3QifGK5JJaUsecPecdNIshQtCQbev9gYMhGQsckHaKh5IwXkcYWTH4kvS1Qu13FRCGst6ja7-nr4mh0Yn1eQ7bkinzLdwSw7UV5kU-Z3Z_R_8iapS |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1NT4NAEN3UaqJe_KjGb_fgUSyUXRa8VpsSa9OkjenJhl0GS2KhAWriv3d3QdqDF28LJ7IM-2aGee8hdEcF5RCCI9-A_JqIEGC4EtYNx5TR43pRREyuzSbYcOhOp96oge5rLgwA6OEzeFBL_S8_TMVKtcraliynbGJvoW1KSMcs2Vp1R8WU0GopsKrOYZdqsrSseWylQcnKot1TCQehlfbO7zVby2-2_e7bU9lssZTpwYbpisac3sH_nvYQnazJe3hUw9IRakByjPY3dAdb6N0f--NHHGAZPYrEiIPPjzSLi_kCK1QLca3simVOi8VKZogLnCaGmMdLrBQmMqEGZDQnAiflJDnOvxOZTeZxfoImvedJt29URgtG7JmF4bqBYqVJoAodYCTgLgC1GeOK5GrZJOQy3IhgXIBjyjW1AiuShyTh3OTUo_YpaiZpAmcIgzKwdjoEGCcktIGbIupwRmkUytqOROeopTZqtiylNGbVHl38ffsW7fYnr4PZwB--XKI9rZqqux9XqFlkK7hGO-KriPPsRkfCDwwzrZk |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=18th+International+Conference+on+VLSI+Design+held+jointly+with+4th+International+Conference+on+Embedded+Systems+Design&rft.atitle=ISIS%3A+a+genetic+algorithm+based+technique+for+custom+on-chip+interconnection+network+synthesis&rft.au=Srinivasan%2C+K.&rft.au=Chatha%2C+K.S.&rft.date=2005-01-01&rft.pub=IEEE&rft.isbn=9780769522647&rft.issn=1063-9667&rft.spage=623&rft.epage=628&rft_id=info:doi/10.1109%2FICVD.2005.113&rft.externalDocID=1383343 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1063-9667&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1063-9667&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1063-9667&client=summon |

