Unified Programming Environment for Heterogeneous Distributed Parallel Systems

Parallel execution environment, such as the multi-core CPU, a cluster, and a grid, has spread increasingly. The change from a homogeneous core based CPU and a shared memory to the distributed memory and the heterogeneous core based CPU is making system architecture complicated. The programming inter...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:2008 International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems S. 24 - 31
Hauptverfasser: Hirasawa, Shoichi, Honda, Hiroki
Format: Tagungsbericht
Sprache:Englisch
Veröffentlicht: IEEE 01.01.2008
Schlagworte:
Computer architecture
Distributed computing
Heterogeneous Parallel Systems
High-speed networks
Joining processes
Memory architecture
Mesh generation
Parallel processing
Parallel programming
Programming environments
Programming Model
Yarn
ISBN:9781424464654, 142446465X
ISSN:1537-3223
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Abstract Parallel execution environment, such as the multi-core CPU, a cluster, and a grid, has spread increasingly. The change from a homogeneous core based CPU and a shared memory to the distributed memory and the heterogeneous core based CPU is making system architecture complicated. The programming interface and programming model which are different in each parallel execution environment are used. Since this serves as a burden for users, it has barred the spread of parallel execution environment. In this paper, the execution model which treats such system architecture systematically is explored. This performs the unified programming interface for heterogeneous distributed memory system architecture.
AbstractList Parallel execution environment, such as the multi-core CPU, a cluster, and a grid, has spread increasingly. The change from a homogeneous core based CPU and a shared memory to the distributed memory and the heterogeneous core based CPU is making system architecture complicated. The programming interface and programming model which are different in each parallel execution environment are used. Since this serves as a burden for users, it has barred the spread of parallel execution environment. In this paper, the execution model which treats such system architecture systematically is explored. This performs the unified programming interface for heterogeneous distributed memory system architecture.
Author Honda, Hiroki
Hirasawa, Shoichi
Author_xml – sequence: 1
  givenname: Shoichi
  surname: Hirasawa
  fullname: Hirasawa, Shoichi
  organization: JST-CREST, Univ. of Electro-Commun., Chofu, Japan
– sequence: 2
  givenname: Hiroki
  surname: Honda
  fullname: Honda, Hiroki
  organization: JST-CREST, Univ. of Electro-Commun., Chofu, Japan
BookMark eNpVjDFPwzAUhI0oEm3pxsaSP5Bg-9mJPVal0EgVIFHEWNnkpTJKHGS7SP33BMHCdHff6W5GJn7wSMg1owVjVN_Wb_Wy4JSqgpVnZKErxQQXohRlyc7_ZSkmZMokVDlwDpdkFuMHpZwyqKbk8dW71mGTPYfhEEzfO3_I1v7LhcH36FPWDiHbYMKxRo_DMWZ3Lqbg7DH9rEwwXYdd9nKKCft4RS5a00Vc_Omc7O7Xu9Um3z491KvlNneaplwBNcaoynKlQWtQFbXy3QjZtgybkSFV1ljb8NGVwC0gV8Yw3loohWpgTm5-bx0i7j-D60047aWQICWFb_4bUuE
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/IWIA.2008.16
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Xplore POP ALL
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Computer Science
EISBN 9781424464661
1424464668
EndPage 31
ExternalDocumentID 5453550
Genre orig-research
GroupedDBID 29I
6IE
6IF
6IH
6IK
6IL
6IM
6IN
AAJGR
AAWTH
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IPLJI
M43
OCL
RIE
RIL
ID FETCH-LOGICAL-i90t-830aaa87b2893993870b5ca45ff1ed893e08babbd23e0632b3e28aa12fb3648d3
IEDL.DBID RIE
ISBN 9781424464654
142446465X
ISSN 1537-3223
IngestDate Wed Aug 27 08:32:13 EDT 2025
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i90t-830aaa87b2893993870b5ca45ff1ed893e08babbd23e0632b3e28aa12fb3648d3
PageCount 8
ParticipantIDs ieee_primary_5453550
PublicationCentury 2000
PublicationDate 2008-Jan.
PublicationDateYYYYMMDD 2008-01-01
PublicationDate_xml – month: 01
  year: 2008
  text: 2008-Jan.
PublicationDecade 2000
PublicationTitle 2008 International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems
PublicationTitleAbbrev IWIA
PublicationYear 2008
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0020137
ssj0000453330
Score 1.3907299
Snippet Parallel execution environment, such as the multi-core CPU, a cluster, and a grid, has spread increasingly. The change from a homogeneous core based CPU and a...
SourceID ieee
SourceType Publisher
StartPage 24
SubjectTerms Computer architecture
Distributed computing
Heterogeneous Parallel Systems
High-speed networks
Joining processes
Memory architecture
Mesh generation
Parallel processing
Parallel programming
Programming environments
Programming Model
Yarn
Title Unified Programming Environment for Heterogeneous Distributed Parallel Systems
URI https://ieeexplore.ieee.org/document/5453550
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV07T8MwED6VioGpQIugPOSBkdA0dhxnRNCqlVDVoYJulZ9SJWhQH_x-zombMrCwOZYjRU4u9_D33Qdwz2SKSZcykWNORcxQFeVauCg3GdUyllqWXJi312wyEfN5Pm3AQ82FsdaW4DP76IflWb4p9M6Xynro7dE9YoJ-lGW84mrV9RQMTWgJlAzJVuiXiQaNRoQ-cE_q4oyn832vp3DNakR83hu_j58qiKWXQP-luFI6nGHrf496Cp0Dc49Ma590Bg27OofWXrqBBEtuwwRjTYfRp1_s8VmfuJoMDqQ3grEsGXmoTIFfmC12G_LiW-x6dSx_l1x7DZYPEhqed2A2HMyeR1GQVoiWebyNBI2llCJTmG75CAWNVqVastS5vjU4Z2OhpFImwRGniaI2EVL2E6coZ8LQC2iuipW9BMIcxT-kxcCNU2a5lYnWVCthYp0y3NEraPvdWXxVzTMWYWO6f09fw0kFyPA1jhtobtc7ewvH-nu73Kzvyjf-A08up8c
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LT8JAEJ4QNNETKhjf7sGjldLdlu3RKAQiNhyIciP7TEiUGh7-fmfbpXjw4m272SbNttN57PfNB3DHRIxJl9SBZVYGTFMZpIrbINVdqkQolCi4MG-jbpbx6TQd1-C-4sIYYwrwmXlww-IsX-dq40plbfT26B4xQd-LGYvCkq1VVVQwOKEFVNKnW75jJpo0mhF6wS2tK2FJPN12e_LXrMLEp-3h-_CxBFk6EfRfmiuFy-k3_vewR9DacffIuPJKx1AzixNobMUbiLflJmQYbVqMP91ih9D6xNWkt6O9EYxmycCBZXL8xky-WZFn12TX6WO5u8TSqbB8EN_yvAWTfm_yNAi8uEIwT8N1wGkohOBdiQmXi1HQbGWsBIut7RiNcybkUkipIxwlNJLURFyITmQlTRjX9BTqi3xhzoAwS_EfaTB0SygziRGRUlRJrkMVM9zRc2i63Zl9le0zZn5jLv6evoWDweR1NBsNs5dLOCzhGa7icQX19XJjrmFffa_nq-VN8fZ_AD2_qw4
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2008+International+Workshop+on+Innovative+Architecture+for+Future+Generation+High-Performance+Processors+and+Systems&rft.atitle=Unified+Programming+Environment+for+Heterogeneous+Distributed+Parallel+Systems&rft.au=Hirasawa%2C+Shoichi&rft.au=Honda%2C+Hiroki&rft.date=2008-01-01&rft.pub=IEEE&rft.isbn=9781424464654&rft.issn=1537-3223&rft.spage=24&rft.epage=31&rft_id=info:doi/10.1109%2FIWIA.2008.16&rft.externalDocID=5453550
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1537-3223&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1537-3223&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1537-3223&client=summon