Design and FPGA implementation of non-data aided timing and carrier recovery techniques for EDR Bluetooth standard

The main design issues for Bluetooth transceivers are not only low cost and low power consumption, but also quality performance. Classical designs of the Bluetooth receiver utilize data-aided techniques to correct carrier frequency offsets and symbol timing errors. Such techniques offer low cost and...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:New Trends in Audio and Video / Signal Processing Algorithms, Architectures, Arrangements, and Applications SPA 2008 s. 127 - 132
Hlavní autor: Mohammed, K. S.
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 01.09.2008
Témata:
Bit rate
Bluetooth
Clocks
Detectors
Differential phase shift keying
DPSK
EDR
Frequency shift keying
GFSK
Hardware
Modems
ISBN:1457716607, 9781457716607
ISSN:2326-0262
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:The main design issues for Bluetooth transceivers are not only low cost and low power consumption, but also quality performance. Classical designs of the Bluetooth receiver utilize data-aided techniques to correct carrier frequency offsets and symbol timing errors. Such techniques offer low cost and reasonable performance. Non-data aided techniques offer an alternate higher-performance approach to correct the same problems, at the penalty of an increased hardware complexity and cost. The purpose of this paper is to investigate the trade off between cost and performance when a Bluetooth 2.0 (Enhanced Data Rate) transceiver is designed using non-data aided techniques for clock and timing recovery.
ISBN:1457716607
9781457716607
ISSN:2326-0262