Design of high performance 8 bit binary multiplier using vedic multiplication algorithm with 16 nm technology

Vedic mathematics is a system of ancient Indian mathematics, which has a unique technique of solutions based on only 16 sutras or formulae. This technique is very useful for performing tedious mathematical operations at a very fast rate. Motivated by this ancient mathematical system, a high speed lo...

Full description

Bibliographic Details

Published in:	2017 1st International Conference on Electronics, Materials Engineering and Nano-Technology (IEMENTech) pp. 1 - 5
Main Authors:	Dey, Koyel, Chattopadhyay, Sudipta
Format:	Conference Proceeding
Language:	English
Published:	IEEE 01.04.2017
Subjects:	16 nm technology 65 nm technology Adders Algorithm design and analysis Delays Image coding McCMOS technology Simulation Urdhva Tiryakbhyam sutra Vedic multiplier
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!