MMSE-QR factorization systolic array design for applications in MIMO signal detections
Complex-valued QR factorization is a fundamental but computationally intensive operation commonly used in various MIMO signal detection algorithms. In this paper, a novel factorization scheme based on Givens rotations and symmetrical nullification was devised. The proposed scheme successfully integr...
Gespeichert in:
| Veröffentlicht in: | 2010 IEEE International Symposium on Circuits and Systems (ISCAS) S. 4181 - 4184 |
|---|---|
| Hauptverfasser: | , |
| Format: | Tagungsbericht |
| Sprache: | Englisch |
| Veröffentlicht: |
IEEE
01.05.2010
|
| Schlagworte: | |
| ISBN: | 1424453089, 9781424453085 |
| ISSN: | 0271-4302 |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Abstract | Complex-valued QR factorization is a fundamental but computationally intensive operation commonly used in various MIMO signal detection algorithms. In this paper, a novel factorization scheme based on Givens rotations and symmetrical nullification was devised. The proposed scheme successfully integrates the MMSE criterion into factorization and can achieve better BER performance. Instead of working on a complex-valued domain, the scheme starts with a block-wise symmetric real-valued matrix counterpart. By exploiting the symmetrical property, the proposed scheme effectively reduced almost half of the computing complexity. Based on the presented scheme, a novel systolic array design featuring fully parallel and deeply pipelined processing was developed subject to the EWC 802.11n recommendation. Architecture optimization measures such as look-up table (LUT) free CORDIC implementations and hardware sharing among scaling operations were employed to minimize the hardware design complexity. Post layout simulation results using TSMC 0.18μm process indicate the proposed design, with a gate count of 233K and a maximum clock rate of 120 MHz, can admit a new 4×4 complex matrix for MMSE based factorization in every 8 clock cycles (66.7ns). |
|---|---|
| AbstractList | Complex-valued QR factorization is a fundamental but computationally intensive operation commonly used in various MIMO signal detection algorithms. In this paper, a novel factorization scheme based on Givens rotations and symmetrical nullification was devised. The proposed scheme successfully integrates the MMSE criterion into factorization and can achieve better BER performance. Instead of working on a complex-valued domain, the scheme starts with a block-wise symmetric real-valued matrix counterpart. By exploiting the symmetrical property, the proposed scheme effectively reduced almost half of the computing complexity. Based on the presented scheme, a novel systolic array design featuring fully parallel and deeply pipelined processing was developed subject to the EWC 802.11n recommendation. Architecture optimization measures such as look-up table (LUT) free CORDIC implementations and hardware sharing among scaling operations were employed to minimize the hardware design complexity. Post layout simulation results using TSMC 0.18μm process indicate the proposed design, with a gate count of 233K and a maximum clock rate of 120 MHz, can admit a new 4×4 complex matrix for MMSE based factorization in every 8 clock cycles (66.7ns). |
| Author | Yin-Tsung Hwang Wei-Da Chen |
| Author_xml | – sequence: 1 surname: Yin-Tsung Hwang fullname: Yin-Tsung Hwang email: hwangyt@dragon.nchu.edu.tw organization: Dept. of Electr. Eng., Nat. Chung Hsing Univ., Taichung, Taiwan – sequence: 2 surname: Wei-Da Chen fullname: Wei-Da Chen organization: Dept. of Electr. Eng., Nat. Chung Hsing Univ., Taichung, Taiwan |
| BookMark | eNo1kMtOg0AYhcfYJtLKC-hmXoA698uyIbWSlDRK47YZYMaMQSAMG3x6sdaz-XPOd_Ivzgos2q61ADxgtMEY6aesSLfFhqDZc04l1_IGxFoqzAhjnCJNbsHq3yi9ABEiEieMIrIEkUKJYGImdyAO4RPNYpwIKiPwnufFLnl9g85UYzf4bzP6roVhCmPX-AqaYTATrG3wHy103QBN38_5pRWgb2Ge5Uf4S00z10ZbXcg9WDrTBBtf7xqcnnen9CU5HPdZuj0kXqMxoWUtJC4RqRllVimFRIlqK0pFmMHOOUkopsZUnGqNhbSaWVYJbrGj3IiarsHj31tvrT33g_8yw3S-LkR_AB4UV5E |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IH CBEJK RIE RIO |
| DOI | 10.1109/ISCAS.2010.5537597 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan (POP) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP) 1998-present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE/IET Electronic Library url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering |
| EISBN | 9781424453092 1424453097 |
| EndPage | 4184 |
| ExternalDocumentID | 5537597 |
| Genre | orig-research |
| GroupedDBID | -~X 29I 6IE 6IF 6IH 6IK 6IL 6IM 6IN AAJGR AAWTH ABLEC ACGFS ADZIZ AI. ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO IEGSK IJVOP IPLJI M43 OCL RIE RIL RIO VH1 |
| ID | FETCH-LOGICAL-i90t-3bd671b02d434e88806b0de6b824a1fff72313aac5399167e94e4c65e1f35a6d3 |
| IEDL.DBID | RIE |
| ISBN | 1424453089 9781424453085 |
| ISSN | 0271-4302 |
| IngestDate | Wed Aug 27 02:46:09 EDT 2025 |
| IsPeerReviewed | false |
| IsScholarly | true |
| LCCN | 80-646530 |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-i90t-3bd671b02d434e88806b0de6b824a1fff72313aac5399167e94e4c65e1f35a6d3 |
| PageCount | 4 |
| ParticipantIDs | ieee_primary_5537597 |
| PublicationCentury | 2000 |
| PublicationDate | 2010-May |
| PublicationDateYYYYMMDD | 2010-05-01 |
| PublicationDate_xml | – month: 05 year: 2010 text: 2010-May |
| PublicationDecade | 2010 |
| PublicationTitle | 2010 IEEE International Symposium on Circuits and Systems (ISCAS) |
| PublicationTitleAbbrev | ISCAS |
| PublicationYear | 2010 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| SSID | ssj0000452637 ssj0020062 |
| Score | 1.752501 |
| Snippet | Complex-valued QR factorization is a fundamental but computationally intensive operation commonly used in various MIMO signal detection algorithms. In this... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 4181 |
| SubjectTerms | Bit error rate Clocks Computer architecture Hardware MIMO Signal design Signal detection Symmetric matrices Systolic arrays Table lookup |
| Title | MMSE-QR factorization systolic array design for applications in MIMO signal detections |
| URI | https://ieeexplore.ieee.org/document/5537597 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1Na8MgGJa27LBd9tGOfeNhx2U10ag5jtKywtJ1aym9FRMVCiMtaTrYv5-apOtgl91iFBQVfD-e53kBuPeDhEtKhE03So9Ijb0oDbFHOac4RQppBx6fvbDRiM_n0bgBHnZcGKWUA5-pR_vpcvlylW5tqKwbhpgZA7gJmozRkqu1i6dYaXC652xZcqCLrzDjI2EU1KSuECMe1VpPVTus2TQo6g4nvadJCfmqpvtVd8U9O4Pj_y34BHR--HtwvHuZTkFDZWfgaE96sA1mcTzpe2_vsCy4U7ExoRV2tkrBUOS5-ILS4TugMWzhfqYbLjMYD-NXaHvFhxlWOERXtumA6aA_7T17VY0FbxmhwsOJpMxPUCAJJsp4w4gmSCqa8IAIX2vNjP2HhUitgK1PmYqIIikNla9xKKjE56CVrTJ1AaDAVhqIGIMBIyJ4wmmkkZCK-Kk211VfgrbdoMW6VNFYVHtz9ffva3BY5-mRfwNaRb5Vt-Ag_SyWm_zOHf03sf-nmA |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3LS8MwHA5zCurFxya-zcGjdWnzaHqUsbHhOqcbY7eRNgkMpJOuE_zvbdJ2TvDiLS9ICIH8Ht_3_QC4d72IS0aESTdKh0iNnSCm2GGcMxwjhbQFj08H_nDIZ7NgVAMPGy6MUsqCz9SjadpcvlzGaxMqa1GK_dwA3gG7lBAPFWytTUTFiIOzLXfL0ANthMXPvSSMvIrWRTHiQaX2VPZpxadBQas_bj-NC9BXueGvyiv24-ke_e_Ix6D5w-CDo83fdAJqKjkFh1vigw0wDcNxx3l9g0XJnZKPCY20s9EKhiJNxReUFuEBc9MWbue64SKBYT98gWZWvOfLMovpSlZNMOl2Ju2eU1ZZcBYByhwcSea7EfIkwUTl_jBiEZKKRdwjwtVa-7kFiIWIjYSty3wVEEViRpWrMRVM4jNQT5aJOgdQYCMORHKTASMieMRZoJGQirixzh-svgANc0Hzj0JHY17ezeXfw3dgvzcJB_NBf_h8BQ6qrD1yr0E9S9fqBuzFn9lild7aZ_ANn5Oq3w |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2010+IEEE+International+Symposium+on+Circuits+and+Systems+%28ISCAS%29&rft.atitle=MMSE-QR+factorization+systolic+array+design+for+applications+in+MIMO+signal+detections&rft.au=Yin-Tsung+Hwang&rft.au=Wei-Da+Chen&rft.date=2010-05-01&rft.pub=IEEE&rft.isbn=9781424453085&rft.issn=0271-4302&rft.spage=4181&rft.epage=4184&rft_id=info:doi/10.1109%2FISCAS.2010.5537597&rft.externalDocID=5537597 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0271-4302&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0271-4302&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0271-4302&client=summon |

