L2 Cache Modeling for Scientific Applications on Chip Multi-Processors

It is critical to provide high performance for scientific applications running on chip multi-processors (CMP). A CMP architecture often comprises a shared 12 cache and lower-level storages. The shared 12 cache can reduce the number of cache misses if the data are accessed in common by several thread...

Celý popis

Podrobná bibliografia

Vydané v:	Proceedings of the International Conference on Parallel Processing s. 51
Hlavní autori:	Fengguang Song, Moore, S., Dongarra, J.
Médium:	Konferenčný príspevok..
Jazyk:	English
Vydavateľské údaje:	IEEE 01.09.2007
Predmet:	Analytical models Application software architecture cache Capacity planning chip multi-processor Computer architecture Computer science Degradation multi-threaded programming Parallel processing performance modeling Predictive models Sparse matrices Yarn
ISSN:	0190-3918
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!