A novel VHDL-based computer architecture design methodology

There is a need for a design methodology that allows the representation and simulation of a design at various levels of abstraction and interpretation. The single path design methodology presented is a possible solution to this problem. The basic concept of the methodology is the use of one simulati...

Full description

Saved in:
Bibliographic Details
Published in:Rapid System Prototyping, 3rd International Workshop (RSP '92) pp. 292 - 300
Main Authors: MacDonald, R., Srinivasan, S., Williams, R., Aylor, J.
Format: Conference Proceeding
Language:English
Published: IEEE Comput. Soc. Press 1992
Subjects:
Circuit simulation
Computational modeling
Computer architecture
Design automation
Design methodology
Digital systems
Performance analysis
Petri nets
Process design
Queueing analysis
ISBN:0818635207, 9780818635205
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:There is a need for a design methodology that allows the representation and simulation of a design at various levels of abstraction and interpretation. The single path design methodology presented is a possible solution to this problem. The basic concept of the methodology is the use of one simulation language, the VHSIC hardware description language (VHDL, Version 1076) for all phases of design. The VHDL framework allows for iterative stepwise refinement of a model. A performance (uninterpreted) model can be refined to a register transfer level (RTL) description without changing modeling environments or completely rewriting the models. As an example, the performance-modeling phase of the single path design methodology is applied to the WM machine, a superscalar computer architecture.< >
ISBN:0818635207
9780818635205
DOI:10.1109/IWRSP.1992.243899