Stream-interleaved pipelined RISC processor design for SIMD and MIMD system development

Architectures exploiting time and space parallelism can be used to increase performance. Reduced instruction set computers (RISC) enhance performance of a single instruction stream through a simple load/store architecture. Data dependencies are eliminated by introducing NOP instructions in the strea...

Full description

Bibliographic Details

Published in:	1993 (25th) Southeastern Symposium on System Theory pp. 452 - 456
Main Authors:	Killeen, T., Celenk, M.
Format:	Conference Proceeding
Language:	English
Published:	IEEE 1993
Subjects:	Computer aided instruction Computer architecture Interleaved codes Multitasking Parallel processing Pipeline processing Process design Reduced instruction set computing Registers Very large scale integration
ISBN:	0818635606, 9780818635601
ISSN:	0094-2898
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!