System level design and verification using a synchronous language

Synchronous languages such as Esterel, Lustre, Signal, and others were originally developed for safety-critical embedded software and compiled into C. They have recently been extended to hardware with new language features and compilers to RTL. Contrary to traditional HDL languages (Verilog, VHDL) a...

Full description

Bibliographic Details

Published in:	2003 IEEE/ACM International Computer-Aided Design pp. 433 - 439
Main Authors:	Berry, G., Kishinevsky, M., Singh, S.
Format:	Conference Proceeding
Language:	English
Published:	IEEE 2003
Subjects:	Automata Communication system control Formal verification Hardware design languages Permission Protocols Signal design Software safety Space exploration System-level design
ISBN:	9781581137620, 1581137621
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!