System level design and verification using a synchronous language
Synchronous languages such as Esterel, Lustre, Signal, and others were originally developed for safety-critical embedded software and compiled into C. They have recently been extended to hardware with new language features and compilers to RTL. Contrary to traditional HDL languages (Verilog, VHDL) a...
Uloženo v:
| Vydáno v: | 2003 IEEE/ACM International Computer-Aided Design s. 433 - 439 |
|---|---|
| Hlavní autoři: | , , |
| Médium: | Konferenční příspěvek |
| Jazyk: | angličtina |
| Vydáno: |
IEEE
2003
|
| Témata: | |
| ISBN: | 9781581137620, 1581137621 |
| On-line přístup: | Získat plný text |
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
|
| Abstract | Synchronous languages such as Esterel, Lustre, Signal, and others were originally developed for safety-critical embedded software and compiled into C. They have recently been extended to hardware with new language features and compilers to RTL. Contrary to traditional HDL languages (Verilog, VHDL) and recent system-level languages (SystemC, System Verilog), they have well defined formal semantics, which facilitate bug avoidance using correct-by-construction compilation and verification techniques. The tutorial will demonstrate what the synchronous language offers for the modeling, design, analysis and implementation of systems that comprise hardware and software. It will be based on Esterel. Esterel models have proved to be useful for rapid design space exploration and verification at system level, without resorting to detailed implementation and slow bit-level event-based simulation. We show how to model control-dominated IP blocks at a higher level of abstraction and how to use the target C code or RTL in conjunction with other system-level tools. Case studies include examples of design space exploration by synthesizing equivalent hardware or software from the same Esterel description, with formal verification of safety properties such as bus protocol conformance. We conclude with a review of future research directions. |
|---|---|
| AbstractList | Synchronous languages such as Esterel, Lustre, Signal, and others were originally developed for safety-critical embedded software and compiled into C. They have recently been extended to hardware with new language features and compilers to RTL. Contrary to traditional HDL languages (Verilog, VHDL) and recent system-level languages (SystemC, System Verilog), they have well defined formal semantics, which facilitate bug avoidance using correct-by-construction compilation and verification techniques. The tutorial will demonstrate what the synchronous language offers for the modeling, design, analysis and implementation of systems that comprise hardware and software. It will be based on Esterel. Esterel models have proved to be useful for rapid design space exploration and verification at system level, without resorting to detailed implementation and slow bit-level event-based simulation. We show how to model control-dominated IP blocks at a higher level of abstraction and how to use the target C code or RTL in conjunction with other system-level tools. Case studies include examples of design space exploration by synthesizing equivalent hardware or software from the same Esterel description, with formal verification of safety properties such as bus protocol conformance. We conclude with a review of future research directions. |
| Author | Singh, S. Berry, G. Kishinevsky, M. |
| Author_xml | – sequence: 1 givenname: G. surname: Berry fullname: Berry, G. organization: Esterel Technol., Elancourt, France – sequence: 2 givenname: M. surname: Kishinevsky fullname: Kishinevsky, M. – sequence: 3 givenname: S. surname: Singh fullname: Singh, S. |
| BookMark | eNotj81Kw0AYABdUUGseQLzsCzR--785hqi1UPBg72W7-TaupBvJJoW8vQWdy9wG5p5cpyEhIY8MSsaget42Tf1ScgBRMlUZDlekqIxlyjImjOZwS4qcv-GCVFKDvCP155InPNEez9jTFnPsEnWppWccY4jeTXFIdM4xddTRvCT_NQ5pmDPtXepm1-EDuQmuz1j8e0X2b6_75n29-9hsm3q3jtZO64AQvAuAzGtZoWmdBedUABuCRs5BcyO1Yxx9pY7aC-t9q44tyFYbJYRYkae_bETEw88YT25cDoyry58Qv-IxS0g |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IH CBEJK RIE RIO |
| DOI | 10.1109/ICCAD.2003.159720 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan (POP) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP) 1998-present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Xplore url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| EndPage | 439 |
| ExternalDocumentID | 1257813 |
| GroupedDBID | 6IE 6IH 6IK 6IL AAJGR AAVQY AAWTH ACM ALMA_UNASSIGNED_HOLDINGS APO BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK GUFHI IERZE LHSKQ OCL RIB RIC RIE RIL RIO |
| ID | FETCH-LOGICAL-i88t-fe0fcaf0e1c649e7da80aa5f08ff6e22062746a12ec95b6c38ccd5bd04d675333 |
| IEDL.DBID | RIE |
| ISBN | 9781581137620 1581137621 |
| IngestDate | Tue Aug 26 17:50:08 EDT 2025 |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-i88t-fe0fcaf0e1c649e7da80aa5f08ff6e22062746a12ec95b6c38ccd5bd04d675333 |
| PageCount | 7 |
| ParticipantIDs | ieee_primary_1257813 |
| PublicationCentury | 2000 |
| PublicationDate | 20030000 |
| PublicationDateYYYYMMDD | 2003-01-01 |
| PublicationDate_xml | – year: 2003 text: 20030000 |
| PublicationDecade | 2000 |
| PublicationTitle | 2003 IEEE/ACM International Computer-Aided Design |
| PublicationTitleAbbrev | ICCAD |
| PublicationYear | 2003 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| SSID | ssj0000454604 |
| Score | 1.3826882 |
| Snippet | Synchronous languages such as Esterel, Lustre, Signal, and others were originally developed for safety-critical embedded software and compiled into C. They... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 433 |
| SubjectTerms | Automata Communication system control Formal verification Hardware design languages Permission Protocols Signal design Software safety Space exploration System-level design |
| Title | System level design and verification using a synchronous language |
| URI | https://ieeexplore.ieee.org/document/1257813 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LSwMxEA61ePCk0opvcvDotsk-8jgXi4KUHor0VrKTiRRkK20V_Pdm0ocevHjL5rTDJBky-R6M3claeaw8ZOBMmRFVM7M5OoL9QY7W1Bv62MuzHo3MdGrHLXa_58IgYgKfYY-G6S3fL-CDWmV9SeuLLGoPtFYbrta-n0JSckqQi5OsjJRx3-RyK-m0-969akph-0-DGGmSA-3Fgq7J7vuXu0oqLsPj__3WCev-sPT4eF9_TlkLm048JpM0M38jMBD3CZ_BXeN5XLKECkqJ4IR2f-WOr74aIHXceP3nu85ll02GD5PBY7a1ScjmxqyzgCKACwIlqNKi9s4I56ogTAgK85x0iEvlZI5gq1pBYQB8VXtR-nhZKIrijLWbRYPnjEsI0uXKqngKlhpjonSIO9w61MKBkhesQ9HP3jdCGLNt4Jd_T1-xo4R8S_2Ka9ZeLz_whh3C53q-Wt6m7H0DyfGYCQ |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LSwMxEA6lCnpSacW3OXh02yS7m03OxdJiLT0U6a1kk4kUZCt9CP57M-lDD168bfaUYZIMmXwPQh54KR3kzibWqCxBqmaiBRiE_VkBWpUb-tjroBgO1WSiRzXyuOfCAEAEn0ELP-NbvpvbNbbK2hzXF1rUHuRZJtiGrbXvqKCYnGTo48RzxXnYOYJvRZ124927Jme63e-EWKMgaCuU9AINv3_5q8Ty0j3538ROSfOHp0dH-wp0RmpQNcJBGcWZ6TvCgaiLCA1qKkfDokVcUEwFRbz7GzV0-VVZ1Medr5d017tsknH3adzpJVujhGSm1CrxwLw1ngG3MtNQOKOYMblnynsJQqAScSYNF2B1XkqbKmtdXjqWuXBdSNP0nNSreQUXhHLruRFSy3AOZgWEVBU-7HFtoGDGSn5JGhj99GMjhTHdBn719-97ctQbvwymg_7w-ZocRxxc7F7ckPpqsYZbcmg_V7Pl4i5m8hvns5tQ |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2003+IEEE%2FACM+International+Computer-Aided+Design&rft.atitle=System+level+design+and+verification+using+a+synchronous+language&rft.au=Berry%2C+G.&rft.au=Kishinevsky%2C+M.&rft.au=Singh%2C+S.&rft.date=2003-01-01&rft.pub=IEEE&rft.isbn=9781581137620&rft.spage=433&rft.epage=439&rft_id=info:doi/10.1109%2FICCAD.2003.159720&rft.externalDocID=1257813 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781581137620/lc.gif&client=summon&freeimage=true |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781581137620/mc.gif&client=summon&freeimage=true |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781581137620/sc.gif&client=summon&freeimage=true |