A graph based algorithm for optimal buffer insertion under accurate delay models
Buffer insertion is an efficient technique in interconnect optimization. This paper presents a graph based algorithm for optimal buffer insertion under accurate delay models. In our algorithm, a signal is accurately represented by a finite ramp which is characterized by two parameters, shift time an...
Saved in:
| Published in: | Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001 pp. 535 - 539 |
|---|---|
| Main Author: | |
| Format: | Conference Proceeding |
| Language: | English |
| Published: |
IEEE
2001
|
| Subjects: | |
| ISBN: | 9780769509938, 0769509932 |
| ISSN: | 1530-1591 |
| Online Access: | Get full text |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Be the first to leave a comment!

