Parallel-and-vector implementation of the event-driven logic simulation algorithm on the Cray Y-MP supercomputer

The authors propose logic simulation techniques using parallel and vector machines to reduce the simulation time of large digital circuits. Three algorithms for logic simulation have been developed and implemented on the Cray Y-MP supercomputer, a general-purpose shared-memory parallel machine with...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:Supercomputing, `92 s. 444 - 452
Hlavní autoři: Bataineh, A., Ozguner, F.
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE Comput. Soc. Press 1992
Témata:
Circuit simulation
Clocks
Computational modeling
Concurrent computing
Digital circuits
Discrete event simulation
Hardware
Logic circuits
Logic design
Supercomputers
ISBN:9780818626302, 0818626305
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:The authors propose logic simulation techniques using parallel and vector machines to reduce the simulation time of large digital circuits. Three algorithms for logic simulation have been developed and implemented on the Cray Y-MP supercomputer, a general-purpose shared-memory parallel machine with vector processors. The first is a vector version of the event-driven algorithm that achieves a speedup of 13.6 on a single Cray Y-MP processor. The second is a parallel version of the event-driven algorithm that achieves a speedup of 6.3 with eight processors. The third is a complete parallel and vector version of the event-driven algorithm that achieves a speedup of 52 on the Cray Y-MP with eight processors. The proposed techniques are very general so that they can be implemented on other computers without major modifications. Comparisons between the three algorithms and commercial logic simulators are included.< >
ISBN:9780818626302
0818626305
DOI:10.1109/SUPERC.1992.236659