Complete activation scheme for FPGA-oriented IP cores design protection

Intellectual Property (IP) illegal copying is a major threat in today's integrated circuits industry which is massively based on a design-and-reuse paradigm. In order to fight this threat, a designer must track how many times an IP has been instantiated. Moreover, illegal copies of an IP must b...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:International Conference on Field-programmable Logic and Applications s. 1
Hlavní autoři: Colombier, Brice, Mureddu, Ugo, Laban, Marek, Petura, Oto, Bossuet, Lilian, Fischer, Viktor
Médium: Konferenční příspěvek
Jazyk:angličtina
japonština
Vydáno: Ghent University 01.09.2017
Témata:
Cryptography
Europe
Hardware
IP networks
Multimedia communication
Software
User interfaces
ISSN:1946-1488
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:Intellectual Property (IP) illegal copying is a major threat in today's integrated circuits industry which is massively based on a design-and-reuse paradigm. In order to fight this threat, a designer must track how many times an IP has been instantiated. Moreover, illegal copies of an IP must be unusable. We propose a hardware/software scheme which allows a designer to remotely activate an IP with minimal area overhead. The software modifies the IP efficiently and can handle very large netlists. Unique identification of hardware instances is achieved by integrating a TERO-PUF along with a lightweight key reconciliation module. A cryptographic core guarantees security and triggers a logic locking/masking module which makes the IP unusable unless the correct encrypted activation word is applied.
ISSN:1946-1488
DOI:10.23919/FPL.2017.8056772