FPGA-Based Simulated Bifurcation Machine

Since many combinatorial optimization problems can be mapped onto ground-state search problems of Ising models, special-purpose machines for Ising problems have attracted intense attention. Simulated bifurcation (SB) is a recently proposed algorithm to solve these Ising problems. One of the remarkab...

Full description

Saved in:
Bibliographic Details
Published in:International Conference on Field-programmable Logic and Applications pp. 59 - 66
Main Authors: Tatsumura, Kosuke, Dixon, Alexander R., Goto, Hayato
Format: Conference Proceeding
Language:English
Published: IEEE 01.09.2019
Subjects:
ISSN:1946-1488
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract Since many combinatorial optimization problems can be mapped onto ground-state search problems of Ising models, special-purpose machines for Ising problems have attracted intense attention. Simulated bifurcation (SB) is a recently proposed algorithm to solve these Ising problems. One of the remarkable features of SB is the high-degree parallelism underlying in the algorithm, providing an opportunity to solve the Ising problems very fast by massively parallel processing. In this work, we implement the SB algorithm on FPGAs by designing massively parallel custom circuits. We then compare the FPGA-based SB machines with a state-of-the-art machine called a coherent Ising machine (CIM), a highly optimized implementation of simulated annealing (SA), and GPU-based SB machines. SB machines with spin size of 2,048/4,096 (2K/4K) on an Arria10 GX1150 FPGA have 8,192 processing elements for the matrix-vector multiplication (MM) modules (the most computationally intensive part) and achieve computation throughput of 1,873/2,027 GMAC/s for the MM modules, outperforming 2K/4K SB machines on an Nvidia Tesla V100 GPU (113/183 GMAC/s). The 2K FPGA-SB solves all-to-all connected 2000-node MAX-CUT problem 14X (/124X) faster than the CIM (/the highly-optimized SA), with much better energy efficiency (288X better than the CIM).
AbstractList Since many combinatorial optimization problems can be mapped onto ground-state search problems of Ising models, special-purpose machines for Ising problems have attracted intense attention. Simulated bifurcation (SB) is a recently proposed algorithm to solve these Ising problems. One of the remarkable features of SB is the high-degree parallelism underlying in the algorithm, providing an opportunity to solve the Ising problems very fast by massively parallel processing. In this work, we implement the SB algorithm on FPGAs by designing massively parallel custom circuits. We then compare the FPGA-based SB machines with a state-of-the-art machine called a coherent Ising machine (CIM), a highly optimized implementation of simulated annealing (SA), and GPU-based SB machines. SB machines with spin size of 2,048/4,096 (2K/4K) on an Arria10 GX1150 FPGA have 8,192 processing elements for the matrix-vector multiplication (MM) modules (the most computationally intensive part) and achieve computation throughput of 1,873/2,027 GMAC/s for the MM modules, outperforming 2K/4K SB machines on an Nvidia Tesla V100 GPU (113/183 GMAC/s). The 2K FPGA-SB solves all-to-all connected 2000-node MAX-CUT problem 14X (/124X) faster than the CIM (/the highly-optimized SA), with much better energy efficiency (288X better than the CIM).
Author Tatsumura, Kosuke
Dixon, Alexander R.
Goto, Hayato
Author_xml – sequence: 1
  givenname: Kosuke
  surname: Tatsumura
  fullname: Tatsumura, Kosuke
  organization: Corporate Research and Development Center, Toshiba Corporation
– sequence: 2
  givenname: Alexander R.
  surname: Dixon
  fullname: Dixon, Alexander R.
  organization: Corporate Research and Development Center, Toshiba Corporation
– sequence: 3
  givenname: Hayato
  surname: Goto
  fullname: Goto, Hayato
  organization: Corporate Research and Development Center, Toshiba Corporation
BookMark eNotjDFPwzAQhQ0CiVKysrB0ZEk4X2znbmyrpiAFUQmYq4vjCKM2RUk68O8pguW970mf3rW66A5dUOpWQ6Y18EO5qTIEzRnAKc9UwgXpAkkbIlOcq4lm49LfdaWSYfg8aWBNQdZN1H25Wc_ThQyhmb3G_XEn44kWsT32XsZ46GbP4j9iF27UZSu7IST_PVXv5ept-ZhWL-un5bxKIzoeU0IS04phB8i1IDoH1juLohFzYBdc7a3OCyeNFagbn1tk8k1L2NoG86m6-_uNIYTtVx_30n9viRgROP8BA_JA4A
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/FPL.2019.00019
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Xplore POP ALL
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 9781728148847
1728148847
EISSN 1946-1488
EndPage 66
ExternalDocumentID 8892209
Genre orig-research
GroupedDBID 6IE
6IF
6IL
6IN
AAWTH
ABLEC
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
OCL
RIE
RIL
ID FETCH-LOGICAL-i269t-828a4fa496029ba226605c652a1223096e6bc51376ad5a0bdc35298cdf82f5d23
IEDL.DBID RIE
ISICitedReferencesCount 60
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000518670300009&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
IngestDate Wed Aug 27 02:35:20 EDT 2025
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i269t-828a4fa496029ba226605c652a1223096e6bc51376ad5a0bdc35298cdf82f5d23
PageCount 8
ParticipantIDs ieee_primary_8892209
PublicationCentury 2000
PublicationDate 2019-09-01
PublicationDateYYYYMMDD 2019-09-01
PublicationDate_xml – month: 09
  year: 2019
  text: 2019-09-01
  day: 01
PublicationDecade 2010
PublicationTitle International Conference on Field-programmable Logic and Applications
PublicationTitleAbbrev FPL
PublicationYear 2019
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0000547856
Score 1.9793576
Snippet Since many combinatorial optimization problems can be mapped onto ground-state search problems of Ising models, special-purpose machines for Ising problems...
SourceID ieee
SourceType Publisher
StartPage 59
SubjectTerms Bifurcation
Combinatorial optimization
Computational complexity
Field programmable gate arrays
FPGA
GPU
Graphics processing units
HLS
Ising problem
Optimization
Oscillators
Parallel processing
simulated annealing
simulated bifurcation
Title FPGA-Based Simulated Bifurcation Machine
URI https://ieeexplore.ieee.org/document/8892209
WOSCitedRecordID wos000518670300009&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV07T8MwED6VioEJUIt4KwMDA6GpSfwYKSIwlCoSD3Wr_LhIGUhRaPn9nJ2oMLDgyfLil-Tv7nzfdwAXhFnCpKWNmXWaHBRjY2M1jxGloNdQIYY45NtUzGZyPldFD642XBhEDMlneO274S_fLe3ah8pGUirGPFtvSwjRcrU28ZTEC1NlvNNlHCdqlBdTn7rl9SiDkM6v6ikBPPLd_027B8MfFl5UbPBlH3pYD-AyLx5u4wlhj4ueq3dffIt6k6pcN23wLXoK6ZE4hNf8_uXuMe6qHcQV42rl-dw6LXVKLgVTRpNZRJ6G5RnTY4Jw8jSQG5uN6UHQLtOJcZZsJyWtKyUrM8duDqBfL2s8hEgJyxJNyzbapNSks5osBS0SZ5A7fgQDv8vFRytoseg2ePz38Ans-GNsE6tOob9q1ngG2_ZrVX025-EWvgEPeofC
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV07T8MwED5VgAQToBbxJgMDA6GJSRx7pIhQRFpFoqBulR8XKQMtKi2_n7NTFQYWPFle_JL83Z3v-w7gkjAr00llQmasIgdFm1AbxUNEkdFrKBF9HPKtyIZDMR7LsgXXay4MIvrkM7xxXf-Xb2dm6UJlXSEkY46tt5kmCYsbttY6ohI5aaqUr5QZ40h287JwyVtOkdJL6fyqn-LhI9_938R70Pnh4QXlGmH2oYXTNlzl5eNd2CP0scFL_e7Kb1GvV1fLeRN-CwY-QRI78Jo_jO774areQVgzLheO0a2SSiXkVDCpFRlG5GsYnjIVE4iTr4FcmzSmJ0HZVEXaGrKepDC2EqxKLbs9gI3pbIqHEMjMsEjRsrXSCTVhjSJbQWWR1cgtP4K22-Xko5G0mKw2ePz38AVs90eDYlI8DZ9PYMcdaZNmdQobi_kSz2DLfC3qz_m5v5FvVZOLCQ
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=International+Conference+on+Field-programmable+Logic+and+Applications&rft.atitle=FPGA-Based+Simulated+Bifurcation+Machine&rft.au=Tatsumura%2C+Kosuke&rft.au=Dixon%2C+Alexander+R.&rft.au=Goto%2C+Hayato&rft.date=2019-09-01&rft.pub=IEEE&rft.eissn=1946-1488&rft.spage=59&rft.epage=66&rft_id=info:doi/10.1109%2FFPL.2019.00019&rft.externalDocID=8892209