Low-Bit Precision Neural Network Architecture with High Immunity to Variability and Random Telegraph Noise based on Resistive Memories

In-memory computing architectures based on Resistive random access memory technologies (RRAM) are a promising candidate for the development of ultra-low power hardware accelerators that could enable the deployment of deep neural networks inference algorithms on energy constrained devices at the edge...

Celý popis

Podrobná bibliografia

Vydané v:	IEEE International Reliability Physics Symposium proceedings s. 1 - 6
Hlavní autori:	Zanotti, Tommaso, Puglisi, Francesco Maria, Pavan, Paolo
Médium:	Konferenčný príspevok..
Jazyk:	English
Vydavateľské údaje:	IEEE 01.03.2021
Predmet:	Analytical models BNN Brain modeling Compact Modeling Computer architecture Data models Hardware Resistance Resistive RAM RRAM RTN
ISSN:	1938-1891
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!