EasyNet: 100 Gbps Network for HLS
The massive deployment of FPGAs in data centers is opening up new opportunities for accelerating distributed applications. However, developing a distributed FPGA application remains difficult for two reasons. First, commonly available development frameworks (e.g., Xilinx Vitis) lack explicit support...
Uložené v:
| Vydané v: | International Conference on Field-programmable Logic and Applications s. 197 - 203 |
|---|---|
| Hlavní autori: | , , |
| Médium: | Konferenčný príspevok.. |
| Jazyk: | English |
| Vydavateľské údaje: |
IEEE
01.08.2021
|
| Predmet: | |
| ISSN: | 1946-1488 |
| On-line prístup: | Získať plný text |
| Tagy: |
Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
|
| Abstract | The massive deployment of FPGAs in data centers is opening up new opportunities for accelerating distributed applications. However, developing a distributed FPGA application remains difficult for two reasons. First, commonly available development frameworks (e.g., Xilinx Vitis) lack explicit support for networking. Developers are, thus, forced to build their own infrastructure to handle the data movement between the host, the FPGA, and the network. Second, distributed applications are made even more complex by using low level interfaces to access the network and process packets. Ideally, one needs to combine high performance with a simple interface for both point-to-point and collective operations. To overcome these inefficiencies and enable further research in networking and distributed application on FPGAs, we first show how to integrate an open-source 100 Gbps TCP/IP stack into a state-of-the-art FPGA development framework (Xilinx Vitis) without degrading its performance. Further, we provide a set of MPI-like communication primitives for both point-to-point and collective operations as a High Level Synthesis (HLS) library. Our point-to-point primitives saturate a 100 Gbps link and our collective primitives achieve low latency. With our approach, developers can write hardware kernels in high level languages with the network abstracted away behind standard interfaces. To evaluate the ease of use and performance in a real application, we distribute a K-Means algorithm with the new stack and achieve a 1.9X and 3.5X throughput increase with 2 FPGAs and 4 FPGAs respectively. |
|---|---|
| AbstractList | The massive deployment of FPGAs in data centers is opening up new opportunities for accelerating distributed applications. However, developing a distributed FPGA application remains difficult for two reasons. First, commonly available development frameworks (e.g., Xilinx Vitis) lack explicit support for networking. Developers are, thus, forced to build their own infrastructure to handle the data movement between the host, the FPGA, and the network. Second, distributed applications are made even more complex by using low level interfaces to access the network and process packets. Ideally, one needs to combine high performance with a simple interface for both point-to-point and collective operations. To overcome these inefficiencies and enable further research in networking and distributed application on FPGAs, we first show how to integrate an open-source 100 Gbps TCP/IP stack into a state-of-the-art FPGA development framework (Xilinx Vitis) without degrading its performance. Further, we provide a set of MPI-like communication primitives for both point-to-point and collective operations as a High Level Synthesis (HLS) library. Our point-to-point primitives saturate a 100 Gbps link and our collective primitives achieve low latency. With our approach, developers can write hardware kernels in high level languages with the network abstracted away behind standard interfaces. To evaluate the ease of use and performance in a real application, we distribute a K-Means algorithm with the new stack and achieve a 1.9X and 3.5X throughput increase with 2 FPGAs and 4 FPGAs respectively. |
| Author | Alonso, Gustavo Korolija, Dario He, Zhenhao |
| Author_xml | – sequence: 1 givenname: Zhenhao surname: He fullname: He, Zhenhao email: Zhenhao.He@inf.ethz.ch organization: ETH Zurich,Systems Group, Department of Computer Science,Switzerland – sequence: 2 givenname: Dario surname: Korolija fullname: Korolija, Dario email: Dario.Korolija@inf.ethz.ch organization: ETH Zurich,Systems Group, Department of Computer Science,Switzerland – sequence: 3 givenname: Gustavo surname: Alonso fullname: Alonso, Gustavo email: Gustavo.Alonso@inf.ethz.ch organization: ETH Zurich,Systems Group, Department of Computer Science,Switzerland |
| BookMark | eNotjt1Kw0AQRldRsK19gt7EB0icmZ3dZLyT0h8hqKBel93NLsSfpiQF6dsbqFcfBw6Hb6qu9t0-KrVAKBBB7tevtdGlVAUBYQEADBdqitYa1qURe6kmKGxz5Kq6UfNh-BwdMFxWxk7U3coNp-d4fMgQINv4w5CN9Nv1X1nq-mxbv92q6-S-hzj_35n6WK_el9u8ftk8LR_rvCWujnkKnhw70eITQ2IqdWhIk-dApgwBJTrfEEYGFwgbSk00GmV87kU3Uc_U4txtY4y7Q9_-uP60E2Msa9F_HMU-7g |
| CODEN | IEEPAD |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IL CBEJK RIE RIL |
| DOI | 10.1109/FPL53798.2021.00040 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Xplore POP ALL IEEE Xplore All Conference Proceedings IEEE Xplore IEEE Proceedings Order Plans (POP All) 1998-Present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Xplore url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| EISBN | 1665437596 9781665437592 |
| EISSN | 1946-1488 |
| EndPage | 203 |
| ExternalDocumentID | 9556439 |
| Genre | orig-research |
| GroupedDBID | 6IE 6IF 6IL 6IN AAWTH ABLEC ADZIZ ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO IEGSK OCL RIE RIL |
| ID | FETCH-LOGICAL-i248t-fcb2a4a939bf40f4273cd232b4c257cc19eabd21e40ac21d2fde5319798b93de3 |
| IEDL.DBID | RIE |
| ISICitedReferencesCount | 24 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000728589800031&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| IngestDate | Wed Aug 27 02:25:25 EDT 2025 |
| IsDoiOpenAccess | false |
| IsOpenAccess | true |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-i248t-fcb2a4a939bf40f4273cd232b4c257cc19eabd21e40ac21d2fde5319798b93de3 |
| OpenAccessLink | http://hdl.handle.net/20.500.11850/487920 |
| PageCount | 7 |
| ParticipantIDs | ieee_primary_9556439 |
| PublicationCentury | 2000 |
| PublicationDate | 2021-Aug. |
| PublicationDateYYYYMMDD | 2021-08-01 |
| PublicationDate_xml | – month: 08 year: 2021 text: 2021-Aug. |
| PublicationDecade | 2020 |
| PublicationTitle | International Conference on Field-programmable Logic and Applications |
| PublicationTitleAbbrev | FPL |
| PublicationYear | 2021 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| SSID | ssj0000547856 |
| Score | 1.9632651 |
| Snippet | The massive deployment of FPGAs in data centers is opening up new opportunities for accelerating distributed applications. However, developing a distributed... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 197 |
| SubjectTerms | High level synthesis Kernel Libraries Low latency communication TCPIP Throughput |
| Title | EasyNet: 100 Gbps Network for HLS |
| URI | https://ieeexplore.ieee.org/document/9556439 |
| WOSCitedRecordID | wos000728589800031&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1NSwMxEB3a4sGTSit-E8Gja7PZbHfHq7T2UJaCCr2VTDILvbSl3Qr-e5PdUhG8eAu5hEkY3kvy5g3Ag6cEiogwci5VkTaWIkIdWgIGkW6eDAZcW-ZPsqLIZzOctuDxUAvDzLX4jJ_CsP7Ldyu7C09lfUzTAKBtaGdZ1tRqHd5TZDCmSgd7Y6FYYn80naRJhkG_peLalVP-aqFSI8jo5H9rn0LvpxRPTA8gcwYtXnbhfmi2XwVXzyKWUrzSeiuKRs4tPAcV48lbDz5Gw_eXcbTvdRAtlM6rqLSkjDaYIJValtqzCus82yFtfVJZGyMbcipmLY1VsVOl45A-Pj7CxHFyDp3laskXIJwmfwkLMJSitpYoM-jxSTq0PpuT8hK6Ibz5urGzmO8ju_p7-hqOw_41mrcb6FSbHd_Ckf2sFtvNXX0G38QFhVQ |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1NSwMxEB1qFfSk0orfRvDo2iSbbBuv0rXiuhSs0FvJJFnopS3tVvDfm-yWiuDFW8glTMLwXpI3bwDuPCXgiKgiayWPhDYYoRKhJWAQ6fbiJHGVZX7WzfPeeKyGDbjf1sI45yrxmXsIw-ov387NOjyVdZSUAUB3YFcKwVldrbV9UaHBmkomG2shRlUnHWYy7qqg4OKs8uWkv5qoVBiSHv5v9SNo_xTjkeEWZo6h4WYtuO3r1VfuykfCKCXPuFiRvBZ0E89CySB7b8NH2h89DaJNt4NoykWvjAqDXAutYoWFoIXwvMJYz3dQGJ9WxjDlNFrOnKDacGZ5YV1IIB8fqti6-ASas_nMnQKxAv01LACRVMIYxK5WHqGoVcbnc1ycQSuEN1nUhhaTTWTnf0_fwP5g9JZNspf89QIOwl7WCrhLaJbLtbuCPfNZTlfL6-o8vgHrnIib |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=proceeding&rft.title=International+Conference+on+Field-programmable+Logic+and+Applications&rft.atitle=EasyNet%3A+100+Gbps+Network+for+HLS&rft.au=He%2C+Zhenhao&rft.au=Korolija%2C+Dario&rft.au=Alonso%2C+Gustavo&rft.date=2021-08-01&rft.pub=IEEE&rft.eissn=1946-1488&rft.spage=197&rft.epage=203&rft_id=info:doi/10.1109%2FFPL53798.2021.00040&rft.externalDocID=9556439 |