Ma, Y., Suda, N., Cao, Y., Seo, J., & Vrudhula, S. (2016, August). Scalable and modularized RTL compilation of Convolutional Neural Networks onto FPGA. International Conference on Field-programmable Logic and Applications, 1-8. https://doi.org/10.1109/FPL.2016.7577356
Chicago-Zitierstil (17. Ausg.)Ma, Yufei, Naveen Suda, Yu Cao, Jae-sun Seo, und Sarma Vrudhula. "Scalable and Modularized RTL Compilation of Convolutional Neural Networks onto FPGA." International Conference on Field-programmable Logic and Applications Aug. 2016: 1-8. https://doi.org/10.1109/FPL.2016.7577356.
MLA-Zitierstil (9. Ausg.)Ma, Yufei, et al. "Scalable and Modularized RTL Compilation of Convolutional Neural Networks onto FPGA." International Conference on Field-programmable Logic and Applications, Aug. 2016, pp. 1-8, https://doi.org/10.1109/FPL.2016.7577356.