Classification of Massively Parallel Computer Architectures

Faced with slowing performance and energy benefits of technology scaling, VLSI/Computer architectures have turned from parallel to massively parallel machines for personal and embedded applications in the form of multi and many core architectures. Additionally, in the pursuit of finding the sweet sp...

Full description

Saved in:
Bibliographic Details
Published in:2012 26th IEEE International Parallel and Distributed Processing Symposium Workshops pp. 344 - 351
Main Authors: Shami, M. A., Hemani, A.
Format: Conference Proceeding
Language:English
Published: IEEE 01.05.2012
Subjects:
ISBN:1467309745, 9781467309745
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract Faced with slowing performance and energy benefits of technology scaling, VLSI/Computer architectures have turned from parallel to massively parallel machines for personal and embedded applications in the form of multi and many core architectures. Additionally, in the pursuit of finding the sweet spot between engineering and computational efficiency, massively parallel Coarse Grain Reconfigurable Architectures(CRGAs) have been researched. While hese articles have been surveyed, they have not been rigorously classified to enable objective differentiation and comparison for performance, area and flexibility. In this paper, we extend the well known Skillicorn taxonomy to create new classes, present a scoring system to rate these classes on flexibility, and present equations for early estimation of area and configuration overheads. Furthermore, we use this extended classification scheme to classify and compare 25 different massively parallel architectures that covers most of the reported CGRAs and other well known multi and many core architectures.
AbstractList Faced with slowing performance and energy benefits of technology scaling, VLSI/Computer architectures have turned from parallel to massively parallel machines for personal and embedded applications in the form of multi and many core architectures. Additionally, in the pursuit of finding the sweet spot between engineering and computational efficiency, massively parallel Coarse Grain Reconfigurable Architectures(CRGAs) have been researched. While hese articles have been surveyed, they have not been rigorously classified to enable objective differentiation and comparison for performance, area and flexibility. In this paper, we extend the well known Skillicorn taxonomy to create new classes, present a scoring system to rate these classes on flexibility, and present equations for early estimation of area and configuration overheads. Furthermore, we use this extended classification scheme to classify and compare 25 different massively parallel architectures that covers most of the reported CGRAs and other well known multi and many core architectures.
Author Hemani, A.
Shami, M. A.
Author_xml – sequence: 1
  givenname: M. A.
  surname: Shami
  fullname: Shami, M. A.
  email: shami@kth.se
– sequence: 2
  givenname: A.
  surname: Hemani
  fullname: Hemani, A.
  email: hemani@kth.se
BookMark eNotjk9LwzAYhwMq6OauXrz0C7QmadK3xdOo_wYTCw48jrfJG4xk7Ug6Yd_eif4uDzyHh9-MnQ_jQIzdCF4IwZu7VffQvX8UkgtZKHnGZkJVUPIGlL5ki5S--GlQCyn5FbtvA6bknTc4-XHIRpe9_opvCsesw4ghUMjacbc_TBSzZTSffiIzHSKla3bhMCRa_HPONk-Pm_YlX789r9rlOvdSlFOulDLYo9RYW4dgRK2ts1wrB8CBWy00OSDroO5PvzRg05NBaxpV9eTKObv9y3oi2u6j32E8bisJvKpE-QPT20iE
CODEN IEEPAD
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/IPDPSW.2012.42
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Xplore POP ALL
IEEE Xplore All Conference Proceedings
IEEE/IET Electronic Library
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Architecture
EndPage 351
ExternalDocumentID 6270661
Genre orig-research
GroupedDBID 6IE
6IF
6IK
6IL
6IN
AAJGR
AAWTH
ADFMO
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
IEGSK
IERZE
OCL
RIB
RIC
RIE
RIL
ID FETCH-LOGICAL-i213t-444caba25a8dfa7c185dfd054f77070d515ef7edf78b07857a9becadc946bef3
IEDL.DBID RIE
ISBN 1467309745
9781467309745
ISICitedReferencesCount 18
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000309409400039&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
IngestDate Wed Aug 27 04:57:02 EDT 2025
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i213t-444caba25a8dfa7c185dfd054f77070d515ef7edf78b07857a9becadc946bef3
PageCount 8
ParticipantIDs ieee_primary_6270661
PublicationCentury 2000
PublicationDate 2012-May
PublicationDateYYYYMMDD 2012-05-01
PublicationDate_xml – month: 05
  year: 2012
  text: 2012-May
PublicationDecade 2010
PublicationTitle 2012 26th IEEE International Parallel and Distributed Processing Symposium Workshops
PublicationTitleAbbrev ipdpsw
PublicationYear 2012
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0000781220
Score 1.5729622
Snippet Faced with slowing performance and energy benefits of technology scaling, VLSI/Computer architectures have turned from parallel to massively parallel machines...
SourceID ieee
SourceType Publisher
StartPage 344
SubjectTerms Architecture
CGRAs
Coarse Grain Reconfigurable Architectures
Computer architecture
Delta modulation
Dynamically Reprogrammable Resource Arrays
Field programmable gate arrays
IP networks
Parallel processing
Taxonomy
Title Classification of Massively Parallel Computer Architectures
URI https://ieeexplore.ieee.org/document/6270661
WOSCitedRecordID wos000309409400039&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1JS0MxEB5q8SAeXFpxJwePpn1L3kuCJ1GLHiwPLNhbyTKBQmmlG_jvTdLFHrx4SwKB8CVhZpKZ7wO4c4hOpy6nDPOCMuUYVcoYKgwGhicRQo4oNsG7XdHvy6oG99taGESMyWfYCs34l28nZhGeytplxr2F9LHOHuflqlZr-54SSGuyLIm1W6U_tt5PLjaUTpv-mrQxTWT7rXquPj5DalfWCjLtO9Iq0bJ0jv63pmNo_pbokWprfE6ghuNTOHzc-RZowENUvAy5QBF-MnHkPQwscfRNKjUNMiojstF1ILuTZ03odV56T690LZZAh1mazyljzCitskIJ6xQ33g5bZ71D5jj319p6vwUdR-u40B6rgivpt09ZI1mp0eVnUB9PxngORLvElJlIrPbOSaqEkEZoI5W2ZeK01BfQCDAMvlZ0GIM1Apd_D1_BQQB5lSN4DfX5dIE3sG-W8-Fsehv38AefFJwU
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LSwMxEB5KFRQPPlrxbQ4e3XbfyeJJ1NJiWxYs2FvJYwKF0pW-wH9vkm5rD168JQOBMJMwk8zM9wE8aEQtAh15MUaJF3Mde5xL6TGJFuGJ2SeHI5ug_T4bDrO8Ao_bXhhEdMVn2LBDl8tXhVzar7JmGlLjIc1bZ88yZ5XdWtsfFQtbE4a-695KzcE1kXKyAXXazEvYxsDPmp38Nf_4tMVdYcMSte-Qqzjf0jr-365OoP7bpEfyrfs5hQpOz-DoeScxUIMnx3lpq4GcAUihSc8KVjj5JjmfWSKVCdkwO5DdxfM6DFpvg5e2V9IleOMwiBZeHMeSCx4mnCnNqTSeWGllQjJNqbnYykQuqCkqTZkwukooz4wBuZJZnArU0TlUp8UUL4AI7cs0ZL4SJjwJOGOZZEJmXKjU1yITl1Czahh9rQExRqUGrv4W38NBe9Drjrqd_vs1HFqFrysGb6C6mC3xFvblajGez-6cPX8A87OfXQ
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2012+26th+IEEE+International+Parallel+and+Distributed+Processing+Symposium+Workshops&rft.atitle=Classification+of+Massively+Parallel+Computer+Architectures&rft.au=Shami%2C+M.+A.&rft.au=Hemani%2C+A.&rft.date=2012-05-01&rft.pub=IEEE&rft.isbn=9781467309745&rft.spage=344&rft.epage=351&rft_id=info:doi/10.1109%2FIPDPSW.2012.42&rft.externalDocID=6270661
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781467309745/lc.gif&client=summon&freeimage=true
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781467309745/mc.gif&client=summon&freeimage=true
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781467309745/sc.gif&client=summon&freeimage=true