DPX10: An Efficient X10 Framework for Dynamic Programming Applications

X10 language and Asynchronous Partitioned Global Address Space (APGAS) model is an emerging mechanism for programming high-performance computers and commodity clusters. However, little work exists on distributed programming framework for dynamic programming (DP) problems based on X10 and APGAS model...

Full description

Saved in:
Bibliographic Details
Published in:Proceedings of the International Conference on Parallel Processing pp. 869 - 878
Main Authors: Wang, Chen, Yu, Ce, Sun, Jizhou, Meng, Xiangfei
Format: Conference Proceeding Journal Article
Language:English
Published: IEEE 01.09.2015
Subjects:
APGAS
Arrays
Commodities
Communication systems
Computation
Computational modeling
Dynamic programming
Fault tolerance
Fault tolerant systems
Libraries
Object oriented modeling
Parallel processing
Programming
programming framework
X10
ISSN:0190-3918
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:X10 language and Asynchronous Partitioned Global Address Space (APGAS) model is an emerging mechanism for programming high-performance computers and commodity clusters. However, little work exists on distributed programming framework for dynamic programming (DP) problems based on X10 and APGAS model. In this paper we present DPX10, an efficient distributed X10 framework for DP applications. DPX10 enables developers to write highly efficient DP programs without much effort. A DPX10 program is specified by a directed acyclic graph (DAG) pattern and a compute method for the vertices. DPX10 provides eight commonly used DAG patterns and a simple API to create custom patterns. The system handles all the tiresome work of implementing parallelization including DAG distribution, vertices scheduling, and vertices communication. Moreover, a new recovery method for distributed arrays is developed to provide transparent fault tolerance. We describe the design of the framework and use four DP applications with up to a billion vertices on 120 cores to demonstrate its simplicity, efficiency, and scalability.
Bibliography:ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Conference-1
ObjectType-Feature-3
content type line 23
SourceType-Conference Papers & Proceedings-2
ISSN:0190-3918
DOI:10.1109/ICPP.2015.96