Synthesis and Simulation of FPGA Based Hardware Design of RC4 Stream Cipher

This paper is focused on the synthesis and simulation of RC4 algorithm, which can be implemented on FPGA. A variable length key from 1 to 16 bytes is used by RC4 algorithm to initialize a 256-byte array. The subsequent pseudo-random bytes are generated by using this 256-byte array which is then gene...

Full description

Saved in:

Bibliographic Details
Published in:	Proceedings (International Confernce on Computational Intelligence and Communication Networks) pp. 1177 - 1182
Main Authors:	Sonawane, Pradeep J., Bhadade, Umesh S.
Format:	Conference Proceeding Journal Article
Language:	English
Published:	IEEE 01.12.2015
Subjects:	Algorithms Arrays Ciphers Ciphertext Computer simulation Encryption Field programmable gate arrays Generators Hardware key scheduling algorithm plaintext pseudorandom number generation Software Software algorithms Synthesis Texts
ISSN:	2472-7555
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!