Synthesis and Simulation of FPGA Based Hardware Design of RC4 Stream Cipher

This paper is focused on the synthesis and simulation of RC4 algorithm, which can be implemented on FPGA. A variable length key from 1 to 16 bytes is used by RC4 algorithm to initialize a 256-byte array. The subsequent pseudo-random bytes are generated by using this 256-byte array which is then gene...

Ausführliche Beschreibung