Pyramid: Machine Learning Framework to Estimate the Optimal Timing and Resource Usage of a High-Level Synthesis Design

The emergence of High-Level Synthesis (HLS) tools shifted the paradigm of hardware design by making the process of mapping high-level programming languages to hardware design such as C to VHDL/Verilog feasible. HLS tools offer a plethora of techniques to optimize designs for both area and performanc...

Celý popis

Podrobná bibliografia

Vydané v:	International Conference on Field-programmable Logic and Applications s. 397 - 403
Hlavní autori:	Mohammadi Makrani, Hosein, Farahmand, Farnoud, Sayadi, Hossein, Bondi, Sara, Pudukotai Dinakarrao, Sai Manoj, Homayoun, Houman, Rafatirad, Setareh
Médium:	Konferenčný príspevok..
Jazyk:	English
Vydavateľské údaje:	IEEE 01.09.2019
Predmet:	Clocks ensemble learning Field programmable gate arrays Hardware HLS Optimization Throughput Timing timing estimation
ISSN:	1946-1488
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!