HiPReP: High-Performance Reconfigurable Processor - Architecture and Compiler

The computational parallelism and energy efficiency inherent in reconfigurable hardware architectures like finegrained Field-Programmable Gate Arrays (FPGAs) and Coarse-Grained Reconfigurable Arrays (CGRAs) have been a subject of research mostly for Multimedia applications for many years [1]. The sa...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:International Conference on Field-programmable Logic and Applications s. 380 - 381
Hlavní autoři: Kasgen, Philipp, Messelka, Mohamed, Weinhardt, Markus
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 01.08.2021
Témata:
C compiler
CGRA
Computational efficiency
Computer architecture
Energy efficiency
Field programmable gate arrays
FPU
Hardware
HPC
Multicore processing
Parallel processing
Reconfigurable Computing
ISSN:1946-1488
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:The computational parallelism and energy efficiency inherent in reconfigurable hardware architectures like finegrained Field-Programmable Gate Arrays (FPGAs) and Coarse-Grained Reconfigurable Arrays (CGRAs) have been a subject of research mostly for Multimedia applications for many years [1]. The said strengths of reconfigurable systems are also beneficial for other application domains, e.g. High-Performance Computing (HPC), since single-core and multicore systems may soon hit scaling limits.
ISSN:1946-1488
DOI:10.1109/FPL53798.2021.00074