Evaluating the Hardware Cost of the Posit Number System

The posit number system is proposed as a replacement of IEEE floating-point numbers. It is a floating-point system that trades exponent bits for significand bits, depending on the magnitude of the numbers. Thus, it provides more precision for numbers around 1, at the expense of lower precision for v...

Full description

Saved in:
Bibliographic Details
Published in:International Conference on Field-programmable Logic and Applications pp. 106 - 113
Main Authors: Uguen, Yohann, Forget, Luc, de Dinechin, Florent
Format: Conference Proceeding
Language:English
Published: IEEE 01.09.2019
Subjects:
architecture
Computer architecture
Decoding
Encoding
fpga
Hardware
Libraries
Open source software
posit
ISSN:1946-1488
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract The posit number system is proposed as a replacement of IEEE floating-point numbers. It is a floating-point system that trades exponent bits for significand bits, depending on the magnitude of the numbers. Thus, it provides more precision for numbers around 1, at the expense of lower precision for very large or very small numbers. Several works have demonstrated that this trade-off can improve the accuracy of applications. However, the variable-length exponent and significand encoding impacts the hardware cost of posit arithmetic. The objective of the present work is to enable application-level evaluations of the posit system that include performance and resource consumption. To this purpose, this article introduces an open-source hardware implementation of the posit number system, in the form of a C++ templatized library compatible with Vivado HLS. This library currently implements addition, subtraction and multiplication for custom-size posits. In addition, the posit standard also mandates the presence of the "quire", a large accumulator able to perform exact sums of products. The proposed library includes the first open-source parameterized hardware quire. This library is shown to improve the state-of-the-art of posit implementations in terms of latency and resource consumption. Still, standard 32 bits posit adders and multipliers are found to be much larger and slower than the corresponding floating-point operators. The cost of the posit 32 quire is shown to be comparable to that of a Kulisch accumulator for 32 bits floating-point.
AbstractList The posit number system is proposed as a replacement of IEEE floating-point numbers. It is a floating-point system that trades exponent bits for significand bits, depending on the magnitude of the numbers. Thus, it provides more precision for numbers around 1, at the expense of lower precision for very large or very small numbers. Several works have demonstrated that this trade-off can improve the accuracy of applications. However, the variable-length exponent and significand encoding impacts the hardware cost of posit arithmetic. The objective of the present work is to enable application-level evaluations of the posit system that include performance and resource consumption. To this purpose, this article introduces an open-source hardware implementation of the posit number system, in the form of a C++ templatized library compatible with Vivado HLS. This library currently implements addition, subtraction and multiplication for custom-size posits. In addition, the posit standard also mandates the presence of the "quire", a large accumulator able to perform exact sums of products. The proposed library includes the first open-source parameterized hardware quire. This library is shown to improve the state-of-the-art of posit implementations in terms of latency and resource consumption. Still, standard 32 bits posit adders and multipliers are found to be much larger and slower than the corresponding floating-point operators. The cost of the posit 32 quire is shown to be comparable to that of a Kulisch accumulator for 32 bits floating-point.
Author de Dinechin, Florent
Uguen, Yohann
Forget, Luc
Author_xml – sequence: 1
  givenname: Yohann
  surname: Uguen
  fullname: Uguen, Yohann
  organization: Univ Lyon, INSA Lyon, Inria, CITI
– sequence: 2
  givenname: Luc
  surname: Forget
  fullname: Forget, Luc
  organization: Univ Lyon, INSA Lyon, Inria, CITI
– sequence: 3
  givenname: Florent
  surname: de Dinechin
  fullname: de Dinechin, Florent
  organization: Univ Lyon, INSA Lyon, Inria, CITI
BookMark eNotjMtOwzAQRQ0CiVKyZcPGP5AwYzt-LFHVUqQIKgHryonHENQkKE5B_Xueq6tzdHTP2Uk_9MTYJUKBCO56takKAegKABD6iGXOWDTCorJWmWM2Q6d0_kNnLEvp7TuDUhlb6hkzyw-_2_up7V_49Ep87cfw6UfiiyFNfIi_cjOkduL3-66mkT8e0kTdBTuNfpco-985e14tnxbrvHq4vVvcVHkrQE65qAM0DsiiNFQH7zAq39QSSIkIEQIZCsb44DUqEj7ERqLCWlEpG9RBztnV329LRNv3se38eNha6wSill-P-Uh2
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/FPL.2019.00026
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Xplore POP ALL
IEEE Xplore All Conference Proceedings
IEEE/IET Electronic Library (IEL) (UW System Shared)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Xplore Digital Libary (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Architecture
EISBN 9781728148847
1728148847
EISSN 1946-1488
EndPage 113
ExternalDocumentID 8892116
Genre orig-research
GroupedDBID 6IE
6IF
6IL
6IN
AAWTH
ABLEC
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
OCL
RIE
RIL
ID FETCH-LOGICAL-i203t-2bd0c90e8137ebda91f4acb30e42f0f0de7ed77ada614e2adfc3141b4e53c16d3
IEDL.DBID RIE
ISICitedReferencesCount 39
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000518670300016&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
IngestDate Wed Aug 27 02:43:29 EDT 2025
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i203t-2bd0c90e8137ebda91f4acb30e42f0f0de7ed77ada614e2adfc3141b4e53c16d3
PageCount 8
ParticipantIDs ieee_primary_8892116
PublicationCentury 2000
PublicationDate 2019-Sept.
PublicationDateYYYYMMDD 2019-09-01
PublicationDate_xml – month: 09
  year: 2019
  text: 2019-Sept.
PublicationDecade 2010
PublicationTitle International Conference on Field-programmable Logic and Applications
PublicationTitleAbbrev FPL
PublicationYear 2019
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0000547856
Score 1.9912356
Snippet The posit number system is proposed as a replacement of IEEE floating-point numbers. It is a floating-point system that trades exponent bits for significand...
SourceID ieee
SourceType Publisher
StartPage 106
SubjectTerms architecture
Computer architecture
Decoding
Encoding
fpga
Hardware
Libraries
Open source software
posit
Title Evaluating the Hardware Cost of the Posit Number System
URI https://ieeexplore.ieee.org/document/8892116
WOSCitedRecordID wos000518670300016&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV05T8MwFH5qKwbEwNEibnlgJNR2DscjqloxoCoDSN2q2H5GXRLUpuXvYztR6cCCPNh6i2Vb1ru_D-BRceehca3cT8sxSiRLI8kFjxIrpGLK5lzaQDYh5vN8sZBFD572vTCIGIrP8NkvQy7f1HrrQ2XjPJfOX8n60Bcia3u19vEU6oGp0qzDZWRUjmfFmy_d8niUATvhgD0lKI_Z6f-2PYPRbxceKfb65Rx6WF3AyctB5H8IYtqhdVefxJlyxCfiv8s1kkm9aUhtg7DwhVlkHrg_SAtRPoKP2fR98hp1XAjRitO4ibgyVEuKOYsFKlNKZpNSq5hiwi211KBAI0RpSqdvkZfG6pglTCWYxpplJr6EQVVXeAUkMW5YZ_g4U87NNqepx-ETGdWiVJZew9DfwfKrhbtYdse_-Vt8C8f-ktuyqzsYNOst3sOR3jWrzfohvNEPqgyS6w
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1NT8MgGCZzmmg8-DGN33LwaB2ltJSjWbbMOJseZrLbUuDF7NKardO_L9Bm7uDFcIC8FwKEvN_Pg9CDpNZDo0ran5ZCwEQYB4JyGjDDhQylSakwnmyCZ1k6m4m8gx43vTAA4IvP4MktfS5fV2rtQmX9NBXWX0l20G7MGCVNt9YmokIcNFWctMiMIRH9UT5xxVsOkdKjJ2zxp3j1MTr638bH6Oy3Dw_nGw1zgjpQnqLD563Yfw_xYYvXXX5ga8xhl4r_LpaAB9WqxpXxwtyVZuHMs3_gBqT8DL2PhtPBOGjZEIIFJVEdUKmJEgTSMOIgdSFCwwolIwKMGmKIBg6a80IXVuMCLbRRUchCySCOVJjo6Bx1y6qEC4SZtsNY08cac3Y2KYkdEh9PiOKFNOQS9dwdzD8bwIt5e_yrv8X3aH88fZvMJy_Z6zU6cBfeFGHdoG69XMMt2lNf9WK1vPPv9QN_wJYy
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=International+Conference+on+Field-programmable+Logic+and+Applications&rft.atitle=Evaluating+the+Hardware+Cost+of+the+Posit+Number+System&rft.au=Uguen%2C+Yohann&rft.au=Forget%2C+Luc&rft.au=de+Dinechin%2C+Florent&rft.date=2019-09-01&rft.pub=IEEE&rft.eissn=1946-1488&rft.spage=106&rft.epage=113&rft_id=info:doi/10.1109%2FFPL.2019.00026&rft.externalDocID=8892116