Limago: An FPGA-Based Open-Source 100 GbE TCP/IP Stack

The realization that the network is becoming an important bottleneck in computing clusters and in the cloud has led in the past years to an increase scrutiny of how networking functionality is deployed. From TCP Offload Engines (TOEs) to Software Defined Networking (SDN), including Smart NICs and In...

Full description

Saved in:
Bibliographic Details
Published in:International Conference on Field-programmable Logic and Applications pp. 286 - 292
Main Authors: Ruiz, Mario, Sidler, David, Sutter, Gustavo, Alonso, Gustavo, Lopez-Buedo, Sergio
Format: Conference Proceeding
Language:English
Published: IEEE 01.09.2019
Subjects:
100 GbE FPGA TCP/IP
100G network stack
Bandwidth
Cloud computing
Field programmable gate arrays
FPGA based TCP
FPGA Network Stack
High level Synthesis (HLS)
Microsoft Windows
network attached FPGA
Open source software
Open Source TCP
scalable TCP/IP stack architecture
TCP/IP
TCPIP
ISSN:1946-1488
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract The realization that the network is becoming an important bottleneck in computing clusters and in the cloud has led in the past years to an increase scrutiny of how networking functionality is deployed. From TCP Offload Engines (TOEs) to Software Defined Networking (SDN), including Smart NICs and In-Network Data Processing, a wide range of approaches are currently being explored to increase the efficiency of networks and tailor its functionality to the actual needs of the application at hand. To address the need for an open and customizable networking stack, in this paper we introduce Limago, an FPGA-based open-source implementation of a TCP/IP stack operating at 100 Gbit/s. To our knowledge, Limago provides the first complete description of an FPGA-based TCP/IP stack at these speeds, thereby illustrating the bottlenecks that must be addressed, proposing several innovative designs to reach the necessary throughput, and showing how to incorporate advanced protocol features into the design. As an example, Limago supports the TCP Window Scale option, addressing the Long Fat Pipe issue. Limago not only enables 100 Gbit/s Ethernet links in an open source package, but also paves the way to programmable and fully customizable NICs based on FPGAs.
AbstractList The realization that the network is becoming an important bottleneck in computing clusters and in the cloud has led in the past years to an increase scrutiny of how networking functionality is deployed. From TCP Offload Engines (TOEs) to Software Defined Networking (SDN), including Smart NICs and In-Network Data Processing, a wide range of approaches are currently being explored to increase the efficiency of networks and tailor its functionality to the actual needs of the application at hand. To address the need for an open and customizable networking stack, in this paper we introduce Limago, an FPGA-based open-source implementation of a TCP/IP stack operating at 100 Gbit/s. To our knowledge, Limago provides the first complete description of an FPGA-based TCP/IP stack at these speeds, thereby illustrating the bottlenecks that must be addressed, proposing several innovative designs to reach the necessary throughput, and showing how to incorporate advanced protocol features into the design. As an example, Limago supports the TCP Window Scale option, addressing the Long Fat Pipe issue. Limago not only enables 100 Gbit/s Ethernet links in an open source package, but also paves the way to programmable and fully customizable NICs based on FPGAs.
Author Lopez-Buedo, Sergio
Sutter, Gustavo
Alonso, Gustavo
Sidler, David
Ruiz, Mario
Author_xml – sequence: 1
  givenname: Mario
  surname: Ruiz
  fullname: Ruiz, Mario
  organization: Universidad Autónoma de Madrid
– sequence: 2
  givenname: David
  surname: Sidler
  fullname: Sidler, David
  organization: ETH Zürich
– sequence: 3
  givenname: Gustavo
  surname: Sutter
  fullname: Sutter, Gustavo
  organization: Universidad Autónoma de Madrid
– sequence: 4
  givenname: Gustavo
  surname: Alonso
  fullname: Alonso, Gustavo
  organization: ETH Zürich
– sequence: 5
  givenname: Sergio
  surname: Lopez-Buedo
  fullname: Lopez-Buedo, Sergio
  organization: Universidad Autónoma de Madrid
BookMark eNotjstOwzAURA0CiVKyZcPGP-D0XtuJbXYhakqlSI3Usq7s9AaFR1IlZcHfNxWsRjM6Gp17dtP1HTH2iBAjglsUVRlLQBcDQKKuWOSMRSMtamu1uWYzdDoVl3bHonH8gAunjU3SGUvL9tu_988863hRrTLx4kc68M2ROrHtf4aaOALwVVjyXV4t1hXfnnz9-cBuG_81UvSfc_ZWLHf5qyg3q3WelaKVoE5Cai1rnegUUKlEWVTBhEAN6Fo6CCb1anLx5KV1CHRoQDWNI5LTFFwgNWdPf78tEe2PwyQ7_O7tRDuH6gzJBkPS
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/FPL.2019.00053
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Xplore POP ALL
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 9781728148847
1728148847
EISSN 1946-1488
EndPage 292
ExternalDocumentID 8891991
Genre orig-research
GroupedDBID 6IE
6IF
6IL
6IN
AAWTH
ABLEC
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
OCL
RIE
RIL
ID FETCH-LOGICAL-i203t-2442c4546013353813b7bbef04c290b76a3000aea28910edf03ff9ee2aeab9be3
IEDL.DBID RIE
ISICitedReferencesCount 58
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000518670300043&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
IngestDate Wed Aug 27 02:43:29 EDT 2025
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i203t-2442c4546013353813b7bbef04c290b76a3000aea28910edf03ff9ee2aeab9be3
PageCount 7
ParticipantIDs ieee_primary_8891991
PublicationCentury 2000
PublicationDate 2019-Sept.
PublicationDateYYYYMMDD 2019-09-01
PublicationDate_xml – month: 09
  year: 2019
  text: 2019-Sept.
PublicationDecade 2010
PublicationTitle International Conference on Field-programmable Logic and Applications
PublicationTitleAbbrev FPL
PublicationYear 2019
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0000547856
Score 2.0363913
Snippet The realization that the network is becoming an important bottleneck in computing clusters and in the cloud has led in the past years to an increase scrutiny...
SourceID ieee
SourceType Publisher
StartPage 286
SubjectTerms 100 GbE FPGA TCP/IP
100G network stack
Bandwidth
Cloud computing
Field programmable gate arrays
FPGA based TCP
FPGA Network Stack
High level Synthesis (HLS)
Microsoft Windows
network attached FPGA
Open source software
Open Source TCP
scalable TCP/IP stack architecture
TCP/IP
TCPIP
Title Limago: An FPGA-Based Open-Source 100 GbE TCP/IP Stack
URI https://ieeexplore.ieee.org/document/8891991
WOSCitedRecordID wos000518670300043&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1NSwMxEB3a4sGTSit-k4NHY7NJtpt4q8WtQikLVuit5GNWiriV2vr7TbalevDiLeQSZgbyJpM3bwCuveLeKClpiLWl4ZY01HLFaOpC9o-KaXS1uv4oG4_VdKqLBtzsemEQsSaf4W1c1n_5fuHWsVTWVUpHpk4TmlmWbXq1dvUUFoWp0t5WlzFhupsXo0jdinqULM4-_jU9pQaP_OB_xx5C56cLjxQ7fDmCBlZt6I3m7-Z1cUf6FcmLYZ_eBxjyJPJC6HNdiCcJY2RoH8hkUHSfChLSSffWgZf8YTJ4pNvZB3TOmVjRgLrcyVQGjwkRLqVE2MxaLJl0XDOb9YwIZhk04cGUMPQlE2WpEXnYstqiOIZWtajwBIjnJnXOytQnRpYBnELGZlKjvGQhfE6eQjvaPPvYyFvMtuae_b19DvvRqRua1QW0Vss1XsKe-1rNP5dXdUy-AQ7AijQ
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1NTwIxEJ0gmuhJDRi_7cGjlW63C11vSFggrmQTMeFG-jFLiHExCP5-24WgBy_eml6amUn6ptM3bwBureRWSSGoi7Wm7pZUVHPJaGRc9o-SxWhKdf20NRzK8TjOKnC37YVBxJJ8hvd-Wf7l27lZ-VJZQ8rYM3V2YDcSggfrbq1tRYV5aaqouVFmDFjcSLLUk7e8IiXz049_zU8p4SM5_N_BR1D_6cMj2RZhjqGCRQ2a6exdTecPpF2QJOu16aMDIks8M4S-lKV4EjBGerpLRp2sMciISyjNWx1ek-6o06eb6Qd0xlm4pA53uRGRcD4LQ3ctBaFuaY05E4bHTLeaKnRmKVTuyRQwtDkL8zxG5G5LxxrDE6gW8wJPgViuImO0iGygRO7gyeVsKlLSCuYCaMQZ1LzNk4-1wMVkY-7539s3sN8fPaeTdDB8uoAD7-A16eoSqsvFCq9gz3wtZ5-L6zI-33WRjXs
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=International+Conference+on+Field-programmable+Logic+and+Applications&rft.atitle=Limago%3A+An+FPGA-Based+Open-Source+100+GbE+TCP%2FIP+Stack&rft.au=Ruiz%2C+Mario&rft.au=Sidler%2C+David&rft.au=Sutter%2C+Gustavo&rft.au=Alonso%2C+Gustavo&rft.date=2019-09-01&rft.pub=IEEE&rft.eissn=1946-1488&rft.spage=286&rft.epage=292&rft_id=info:doi/10.1109%2FFPL.2019.00053&rft.externalDocID=8891991