Systolic algorithms/architectures for division-free linear system solving

Division-free algorithms for solving the linear algebra problems and its applications in signal/image processing have attracted interests for parallel processing. In this paper the design of systolic array processors for solving linear systems of equations using division-free Gaussian elimination me...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Proceedings of 1996 IEEE Second International Conference on Algorithms & Architectures for Parallel Processing, ICA³PP '96 : June 11-13, 1996, Singapore S. 201 - 208
Hauptverfasser: Peng, S., Sedukhin, S.G.
Format: Tagungsbericht
Sprache:Englisch
Japanisch
Veröffentlicht: IEEE 23.12.2002
Schlagworte:
Algorithm design and analysis
Equations
Image processing
Linear algebra
Linear systems
Parallel algorithms
Parallel processing
Process design
Signal processing
Systolic arrays
ISBN:9780780335295, 0780335295
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Division-free algorithms for solving the linear algebra problems and its applications in signal/image processing have attracted interests for parallel processing. In this paper the design of systolic array processors for solving linear systems of equations using division-free Gaussian elimination method is presented. The design is based on a systematic approach which constructs array processors systematically by first investigating parallel versions of the division-free algorithm and their three dimensional dependency graphs, and then generating the planar systolic array processors by projecting the dependency graph along properly selected directions. The resulting array processors are synthesized and analyzed. It is shown that some array processors are optimal. The key for designing an optimal array processor Is to design a parallel algorithm whose dependency graph is a well-structured. The array processors are optimal in terms of number of processing elements, number of input/output ports, time of processing and pipelining period.
ISBN:9780780335295
0780335295
DOI:10.1109/ICAPP.1996.562876