Scalable parallel programming

The advent of multicore CPUs and manycore GPUs means that mainstream processor chips are now parallel systems. Furthermore, their parallelism continues to scale with Moore's law. The challenge is to develop mainstream application software that transparently scales its parallelism to leverage th...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:HCS : 2008 IEEE Hot Chips 20 Symposium : 24-26 August 2008 s. 40 - 53
Hlavní autoři: Nickolls, John, Buck, Ian, Garland, Michael, Skadron, Kevin
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 20.05.2016
Témata:
Computational modeling
Computer architecture
Graphics processing units
Parallel processing
Parallel programming
Scalability
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Abstract The advent of multicore CPUs and manycore GPUs means that mainstream processor chips are now parallel systems. Furthermore, their parallelism continues to scale with Moore's law. The challenge is to develop mainstream application software that transparently scales its parallelism to leverage the increasing number of processor cores, much as 3D graphics applications transparently scale their parallelism to manycore GPUs with widely varying numbers of cores.
AbstractList The advent of multicore CPUs and manycore GPUs means that mainstream processor chips are now parallel systems. Furthermore, their parallelism continues to scale with Moore's law. The challenge is to develop mainstream application software that transparently scales its parallelism to leverage the increasing number of processor cores, much as 3D graphics applications transparently scale their parallelism to manycore GPUs with widely varying numbers of cores.
Author Garland, Michael
Skadron, Kevin
Nickolls, John
Buck, Ian
Author_xml – sequence: 1
  givenname: John
  surname: Nickolls
  fullname: Nickolls, John
  organization: NVIDIA
– sequence: 2
  givenname: Ian
  surname: Buck
  fullname: Buck, Ian
  organization: NVIDIA, Kevin Skadron, University of Virginia, USA
– sequence: 3
  givenname: Michael
  surname: Garland
  fullname: Garland, Michael
  organization: NVIDIA
– sequence: 4
  givenname: Kevin
  surname: Skadron
  fullname: Skadron, Kevin
  organization: Univ. of Virginia, Charlottesville, VA, USA
BookMark eNotj8tKw0AUQEewoLb5Ain0BxLvvOcupagtFCpU1-XOzG2JTNKQuPHvFezq7M7hPIjb_tKzEEsJjZSAT5v9x3qzfT80CiA03nhnlb0RFfogjfM6BC_xTlTT9AUAEp0HtPdieUhUKBZeDTRSKVxWw3g5j9R1bX9eiNmJysTVlXPx-fry16l3-7ft-nlXtxL1d204Zq0YjXMJk0sUHDjy2sbsA2AkozCGE3IwWVoOCjiBzxm1SeQt6Ll4_Pe2zHwcxraj8ed4ndC_iMc-jQ
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/HOTCHIPS.2008.7476525
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Computer Science
EISBN 9781467388719
1467388718
EndPage 53
ExternalDocumentID 7476525
Genre orig-research
GroupedDBID 6IE
6IF
6IK
6IL
6IN
AAJGR
AARBI
AAWTH
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
IERZE
OCL
RIE
RIL
ID FETCH-LOGICAL-i193t-4ebd32e9466c9c6ca8606a735bd7809ba429b8f9e84d15e820ec07dd934ca7503
IEDL.DBID RIE
IngestDate Wed Aug 27 02:39:12 EDT 2025
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i193t-4ebd32e9466c9c6ca8606a735bd7809ba429b8f9e84d15e820ec07dd934ca7503
PageCount 14
ParticipantIDs ieee_primary_7476525
PublicationCentury 2000
PublicationDate 2016-05-20
PublicationDateYYYYMMDD 2016-05-20
PublicationDate_xml – month: 05
  year: 2016
  text: 2016-05-20
  day: 20
PublicationDecade 2010
PublicationTitle HCS : 2008 IEEE Hot Chips 20 Symposium : 24-26 August 2008
PublicationTitleAbbrev HOTCHIPS
PublicationYear 2016
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0001967095
Score 1.6446359
Snippet The advent of multicore CPUs and manycore GPUs means that mainstream processor chips are now parallel systems. Furthermore, their parallelism continues to...
SourceID ieee
SourceType Publisher
StartPage 40
SubjectTerms Computational modeling
Computer architecture
Graphics processing units
Parallel processing
Parallel programming
Scalability
Title Scalable parallel programming
URI https://ieeexplore.ieee.org/document/7476525
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV09T8MwED21FQNTgRbxVZSBEVPnw7E9I6qylEgFqVsV21epUkhRSfn9nJPQComFLbJkO7YTvXe-e3cAd0Kh1YY-XiVQsMSsDFNW5AzRCEf8OeHK1MUm5GymFguddeB-r4VBxDr4DB_8Y-3Ldxu781dlY6K-qYhEF7pSpo1W63Cfon0mMtGKdEKux9OX18fpczZvAibbvr-KqNQYMun_b_YTGB7EeEG2h5lT6GB5Bv2fagxB-3MOYDSn7fZCqMCn8y4KLII2-Oqd-g3hbfJEb8ra4gdsTZyqYgkaF0fo079bbVObKzI1chkL46Ti2uQEJEatNKrEhQIJyNFy6ZyOE5t75-Q59MpNiRcQkInhrOTOcEN4TaN4m4OYBpGPPAm1uoSBX-3yo8lvsWwXevV38zUcE2lIvQc94jfQq7Y7HMGR_arWn9vb-lC-AQ3rjE0
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1NT8JAEJ0gmugJFYxfaA8erWyh2-6ejaRErCRgwo10d4eEpBaDxd_vbFkhJl68NU227W7bvDc78-YB3HGBWir6eAVH7odqrnyheeYjKm6IP4dMqMpsIk5TMZ3KUQ3ut1oYRKyKz_DBHla5fLPUa7tV1iHqG_Eu34N965zl1Fq7HRVpe5FxJ9MJmOwkr5PHZDAab0om3ehfNioVivQb_7v_MbR2cjxvtAWaE6hhcQqNHz8Gz_2eTWiPacGtFMqzDb3zHHPPlV-907gWvPWf6El9Z3_gL4hVlX6IyvS6aBvAa6kjnQkKNrK4x5WJBZMqIyhRYi5RhCbgSFCOmsXGyF6oM5uePIN6sSzwHDwKMoyOmVFMEWLTVWzUQVyD6EcWBlJcQNPOdvax6XAxcxO9_Pv0LRwmk5fhbDhIn6_giChEZPPpXXYN9XK1xjYc6K9y8bm6qV7QN5Nij5Y
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=HCS+%3A+2008+IEEE+Hot+Chips+20+Symposium+%3A+24-26+August+2008&rft.atitle=Scalable+parallel+programming&rft.au=Nickolls%2C+John&rft.au=Buck%2C+Ian&rft.au=Garland%2C+Michael&rft.au=Skadron%2C+Kevin&rft.date=2016-05-20&rft.pub=IEEE&rft.spage=40&rft.epage=53&rft_id=info:doi/10.1109%2FHOTCHIPS.2008.7476525&rft.externalDocID=7476525