A systolic array architecture for implementing a fast parallel decoding algorithm of one-point AG codes

Previously we proposed a fast parallel decoding algorithm for general one-point algebraic geometric (AG) codes with a systolic array architecture. But, designing the detailed structure of the systolic array and scheduling the relevant procedures remained to be given explicitly, because the proper di...

Celý popis

Podrobná bibliografia

Vydané v:	1997 IEEE International Symposium on Information Theory s. 378
Hlavní autori:	Sakata, S., Kurihara, M.
Médium:	Konferenčný príspevok..
Jazyk:	English Japanese
Vydavateľské údaje:	IEEE 22.11.2002
Predmet:	Computer architecture Computer science Decoding Design methodology Mathematics Polynomials Processor scheduling Proposals Scheduling algorithm Systolic arrays
ISBN:	9780780339569, 0780339568
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!