FPGA based Filter Architecture for Image Processing Applications

In modern image acquisition and transmission, a crucial task is image denoising, particularly in fields like medical imaging (e.g., MRIs, CT scans, and ultrasounds) and surveillance (e.g., CCTV and video surveillance). The challenge lies in effectively locating and removing noise from images while p...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:2024 4th International Conference on Pervasive Computing and Social Networking (ICPCSN) s. 231 - 235
Hlavní autoři: C, Saranya, R, Kaviya, K, Keerthana A, M, Abishek
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 03.05.2024
Témata:
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Abstract In modern image acquisition and transmission, a crucial task is image denoising, particularly in fields like medical imaging (e.g., MRIs, CT scans, and ultrasounds) and surveillance (e.g., CCTV and video surveillance). The challenge lies in effectively locating and removing noise from images while preserving essential signal properties. To address this, a VLSI architecture is proposed, aiming to minimize noise in images while prioritizing speed. Unlike previous methods that relied on multipliers, the proposed approach utilizes distance matrix techniques for both bilateral and median filters. This technique not only reduces noise but also enhances processing speed, making the VLSI architecture more efficient. The proposed hardware design is implemented on a Spartan 6 FPGA kit to measure parameters such as power consumption, processing speed, and area usage, ensuring its practical viability and effectiveness.
AbstractList In modern image acquisition and transmission, a crucial task is image denoising, particularly in fields like medical imaging (e.g., MRIs, CT scans, and ultrasounds) and surveillance (e.g., CCTV and video surveillance). The challenge lies in effectively locating and removing noise from images while preserving essential signal properties. To address this, a VLSI architecture is proposed, aiming to minimize noise in images while prioritizing speed. Unlike previous methods that relied on multipliers, the proposed approach utilizes distance matrix techniques for both bilateral and median filters. This technique not only reduces noise but also enhances processing speed, making the VLSI architecture more efficient. The proposed hardware design is implemented on a Spartan 6 FPGA kit to measure parameters such as power consumption, processing speed, and area usage, ensuring its practical viability and effectiveness.
Author C, Saranya
K, Keerthana A
R, Kaviya
M, Abishek
Author_xml – sequence: 1
  givenname: Saranya
  surname: C
  fullname: C, Saranya
  email: saranyac@ksrct.ac.in
  organization: K. S. Rangasamy College of Technology,Department of Electronics and Communication Engineering,Tiruchengode,Tamil Nadu,India
– sequence: 2
  givenname: Kaviya
  surname: R
  fullname: R, Kaviya
  email: rtkaviyall@gmail.com
  organization: K. S. Rangasamy College of Technology,Department of Electronics and Communication Engineering,Tiruchengode,Tamil Nadu,India
– sequence: 3
  givenname: Keerthana A
  surname: K
  fullname: K, Keerthana A
  email: keerthanaak77@gmail.com
  organization: K. S. Rangasamy College of Technology,Department of Electronics and Communication Engineering,Tiruchengode,Tamil Nadu,India
– sequence: 4
  givenname: Abishek
  surname: M
  fullname: M, Abishek
  email: abisheksiva55555@gmail.com
  organization: K. S. Rangasamy College of Technology,Department of Electronics and Communication Engineering,Tiruchengode,Tamil Nadu,India
BookMark eNotzMtOg0AUANAxsQut_QNj5gfAOw_uDDsJkZakURLruhmYS52EAhlw4d-70NXZnXt2O04jMfYkIBUC8ue6bMqPN5QZ2lSC1CkAaLxhu9zkVmWgLCqd37GXqtkXvHULeV6FYaXIi9h9hZW69TsS76fI66u7EG_i1NGyhPHCi3keQufWMI3LA9v0blho9--WfVavp_KQHN_3dVkckyAMrkluhPOtxI6sUaikd4pa2WqPxuuMvPWZlQ40UKax9dJQT2QBySMRSlJb9vj3BiI6zzFcXfw5C0AwRln1CxqVSEE
CODEN IEEPAD
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/ICPCSN62568.2024.00046
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Xplore POP ALL
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Xplore
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 9798350386349
EndPage 235
ExternalDocumentID 10607738
Genre orig-research
GroupedDBID 6IE
6IL
CBEJK
RIE
RIL
ID FETCH-LOGICAL-i176t-971adb26ce873632da3eb2b4d67d45ed8d582a040e546bd27efee806ed6ee62e3
IEDL.DBID RIE
ISICitedReferencesCount 0
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=001289477900039&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
IngestDate Wed Aug 07 05:31:02 EDT 2024
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i176t-971adb26ce873632da3eb2b4d67d45ed8d582a040e546bd27efee806ed6ee62e3
PageCount 5
ParticipantIDs ieee_primary_10607738
PublicationCentury 2000
PublicationDate 2024-May-3
PublicationDateYYYYMMDD 2024-05-03
PublicationDate_xml – month: 05
  year: 2024
  text: 2024-May-3
  day: 03
PublicationDecade 2020
PublicationTitle 2024 4th International Conference on Pervasive Computing and Social Networking (ICPCSN)
PublicationTitleAbbrev ICPCSN
PublicationYear 2024
Publisher IEEE
Publisher_xml – name: IEEE
Score 1.8837761
Snippet In modern image acquisition and transmission, a crucial task is image denoising, particularly in fields like medical imaging (e.g., MRIs, CT scans, and...
SourceID ieee
SourceType Publisher
StartPage 231
SubjectTerms Computer architecture
Filters
FPGA
Image processing
Median filter
Noise
Power demand
PSNR
Very large scale integration
Video surveillance
VLSI architecture
Title FPGA based Filter Architecture for Image Processing Applications
URI https://ieeexplore.ieee.org/document/10607738
WOSCitedRecordID wos001289477900039&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1NTwMhECW28eBJjTV-h4NXdAvswN5sNq720myiJr01CwzJHmxNbf39Al21Hjx4IwRCZsgwA_MeQ8i1Be-URMtAOMek8TlrpC-Yaaw1jddSoEzFJtRkoqfTou7I6okLg4gJfIY3sZly-W5h1_GpLFg4ZEoJ3SM9pdSGrNWxfodZcTsu6_JpEgJ6iJgtLtNPnPCrbEryGtX-P9c7IIMf_h2tvz3LIdnB-RG5q-qHEY1ex9GqjUluOtrKAtAQfdLxazgeaAf-D1PpaCs_PSAv1f1z-ci6-gesHSpYsUING2c4WNRKgOCuEeEebKQD5WSOTrtc8yZYIeYSjOMKPaLOAB0gAkdxTPrzxRxPCBUyEyGSE2FcJk0ORnAfK9pmPigLpTglgyj-7G3zxcXsS_KzP_rPyV7UcEL-iQvSXy3XeEl27ceqfV9epY35BBXokOk
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1NTwMhECVaTfSkxhq_5eAV3QUW2JtN49rGutnEmvTWLDAkPdia2vr7BbpqPXjwRgiEzJBhBuY9BqFrI5yVHAwRzFrCtctIzV1OdG2Mrp3iDHgsNiHLUo1GedWQ1SMXBgAi-AxuQjPm8u3MLMNTmbdwkUjJ1Cbayjin6Yqu1fB-0yS_7Xer7nPpQ3oRUFuUx784xa_CKdFvFHv_XHEftX8YeLj69i0HaAOmh-iuqB46OPgdi4tJSHPjzloeAPv4E_df_QGBG_i_n4o7axnqNnop7ofdHmkqIJBJKsWC5DKtrabCgJJMMGpr5m_CmlshLc_AKpspWns7hIwLbakEB6ASAVYACArsCLWmsykcI8x4wnwsx_y4hOtMaEZdqGmbOK8s4OwEtYP447fVJxfjL8lP_-i_Qju94dNgPOiXj2doN2g74gDZOWot5ku4QNvmYzF5n1_GTfoE0vqUMA
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2024+4th+International+Conference+on+Pervasive+Computing+and+Social+Networking+%28ICPCSN%29&rft.atitle=FPGA+based+Filter+Architecture+for+Image+Processing+Applications&rft.au=C%2C+Saranya&rft.au=R%2C+Kaviya&rft.au=K%2C+Keerthana+A&rft.au=M%2C+Abishek&rft.date=2024-05-03&rft.pub=IEEE&rft.spage=231&rft.epage=235&rft_id=info:doi/10.1109%2FICPCSN62568.2024.00046&rft.externalDocID=10607738