An FPGA-Based Accelerator for Graph Embedding using Sequential Training Algorithm

A graph embedding is an emerging approach that can represent a graph structure with a fixed-length low-dimensional vector. node2vec is a well-known algorithm to obtain such a graph embedding by sampling neighboring nodes on a given graph with a random walk technique. However, the original node2vec a...

Full description

Bibliographic Details

Published in:	2024 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW) pp. 148 - 154
Main Authors:	Sunaga, Kazuki, Sugiura, Keisuke, Matsutani, Hiroki
Format:	Conference Proceeding
Language:	English
Published:	IEEE 27.05.2024
Subjects:	Accuracy Conferences Distributed processing FPGA Graph embedding Heuristic algorithms Internet of Things node2vec OS-ELM Sequential training Training Vectors
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!