Loop parallelization and pipelining implementation of AES algorithm using OpenMP and FPGA

AES (Advanced Encryption Standard) is an effective encryption algorithm in applications like Internet to provide cyber security and also in smart cards. Multi-core and Field-Programmable Gate Arrays (FPGAs) are the promising solution for the performance up gradation. The main focus of this paper is...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:2013 International Conference on Emerging Trends in Computing, Communication and Nanotechnology s. 481 - 485
Hlavní autoři: Banu, J. S., Vanitha, M., Vaideeswaran, J., Subha, S.
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 01.03.2013
Témata:
AES
Algorithm design and analysis
Encryption
Field programmable gate arrays
FPGA
Hardware
OpenMP(API)
parallelization
piplelined
Software
Software algorithms
Throughput
ISBN:9781467350372, 1467350370
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:AES (Advanced Encryption Standard) is an effective encryption algorithm in applications like Internet to provide cyber security and also in smart cards. Multi-core and Field-Programmable Gate Arrays (FPGAs) are the promising solution for the performance up gradation. The main focus of this paper is to increase the throughput of the AES algorithm through hardware and software techniques. Various approaches for efficient hardware implementation of the AES algorithm is based on architectural optimization techniques like pipelining, loop unrolling and iterative design. Here we have adopted pipelining technique to increase the speed of the algorithm by processing multiple rounds simultaneously. Software parallelization techniques with OpenMP standard is used to increase the speedup of the algorithm compared to its sequential version. A pipelined architecture AES-128 core is implemented using Xilinx xc5vlx110t-1 device can achieve a throughput of 31.25Gbps which is more effective than previous ASIC implementations. By implementing the AES algorithm using OpenMP we achieve speed up of 1.08 in the dual core processor.
ISBN:9781467350372
1467350370
DOI:10.1109/ICE-CCN.2013.6528547