Design of open-source joint C and VHDL "twin" program module libraries for digital signal processing

In the domain of digital signal processing, the microcontrollers, the Digital Signal Processors(DSPs) and the Field Programmable Gate Arrays(FPGAs) are widely used.The microcontrollers and DSPs can use the C language, whilethe FPGAs use the VHDL language. To ease the coding, simulation and implicati...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:2009 International Conference on Measuring Technology and Mechatronics Automation Jg. 3; S. 365 - 369
Hauptverfasser: Tao Zeng, Shilong Xue, Auger, F.
Format: Tagungsbericht
Sprache:Englisch
Veröffentlicht: IEEE 01.04.2009
Schlagworte:
ISBN:9780769535838, 0769535836
ISSN:2157-1473
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Abstract In the domain of digital signal processing, the microcontrollers, the Digital Signal Processors(DSPs) and the Field Programmable Gate Arrays(FPGAs) are widely used.The microcontrollers and DSPs can use the C language, whilethe FPGAs use the VHDL language. To ease the coding, simulation and implication of digital signal processing, a new engineering tool is presented. The open-source joint C and VHDL "twin" program module libraries have many advantages. Firstly, they make choosing the ideal chip amongthe microcontrollers, DSPs and FPGAs more easily. Secondly, they can solve the problem of simulation and fixing the length of signals in VHDL language. Thirdly, they make the job of constructing programs more efficient.
AbstractList In the domain of digital signal processing, the microcontrollers, the Digital Signal Processors(DSPs) and the Field Programmable Gate Arrays(FPGAs) are widely used.The microcontrollers and DSPs can use the C language, whilethe FPGAs use the VHDL language. To ease the coding, simulation and implication of digital signal processing, a new engineering tool is presented. The open-source joint C and VHDL "twin" program module libraries have many advantages. Firstly, they make choosing the ideal chip amongthe microcontrollers, DSPs and FPGAs more easily. Secondly, they can solve the problem of simulation and fixing the length of signals in VHDL language. Thirdly, they make the job of constructing programs more efficient.
Author Tao Zeng
Shilong Xue
Auger, F.
Author_xml – sequence: 1
  surname: Tao Zeng
  fullname: Tao Zeng
  organization: Dept. of Electr. Eng., Shanghai Maritime Univ., Shanghai, China
– sequence: 2
  surname: Shilong Xue
  fullname: Shilong Xue
  organization: Dept. of Electr. Eng., Shanghai Maritime Univ., Shanghai, China
– sequence: 3
  givenname: F.
  surname: Auger
  fullname: Auger, F.
BookMark eNotj89rwjAcxQNTmLqed9gleK_Lj8YkR6nbFJRdZFdJ2m9LpE0kqYz996tsl_fhwYcHb44mPnhA6JmSFaVEv-7L4-m4WTFC9D0eUKalInKtBReKqwmaMSpkTgvJp2g-GkoXnDHxiLKULoQQTpXSks1QvYXkWo9Dg8MVfJ7CLVaAL8H5AZfY-Bp_7bYHvBy-nV_iawxtND3uQ33rAHfORhMdJNyEiGvXusF0-D44YnQrSMn59glNG9MlyP65QKf3t1O5yw-fH_tyc8gdlWLIK86FpZYJUimipeUNE2MhCphl0mhZNLaRa2UosIJqLWkFlijOba2hAL5AL3-zDgDO1-h6E3_OgpHxOuW_6DFZQg
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/ICMTMA.2009.200
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EndPage 369
ExternalDocumentID 5203221
Genre orig-research
GroupedDBID 6IE
6IF
6IK
6IL
6IN
AAJGR
AAWTH
ABLEC
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IPLJI
OCL
RIE
RIL
ID FETCH-LOGICAL-i175t-c335b1b250c8097b3f2525008e2b27a974fbf768a1e2419971ceb0833bd9e4e3
IEDL.DBID RIE
ISBN 9780769535838
0769535836
ISICitedReferencesCount 0
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000274897100088&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN 2157-1473
IngestDate Wed Aug 27 02:56:07 EDT 2025
IsPeerReviewed false
IsScholarly false
LCCN 2008943225
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i175t-c335b1b250c8097b3f2525008e2b27a974fbf768a1e2419971ceb0833bd9e4e3
PageCount 5
ParticipantIDs ieee_primary_5203221
PublicationCentury 2000
PublicationDate 2009-April
PublicationDateYYYYMMDD 2009-04-01
PublicationDate_xml – month: 04
  year: 2009
  text: 2009-April
PublicationDecade 2000
PublicationTitle 2009 International Conference on Measuring Technology and Mechatronics Automation
PublicationTitleAbbrev ICMTMA
PublicationYear 2009
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0003188972
ssj0000558511
Score 1.4148747
Snippet In the domain of digital signal processing, the microcontrollers, the Digital Signal Processors(DSPs) and the Field Programmable Gate Arrays(FPGAs) are widely...
SourceID ieee
SourceType Publisher
StartPage 365
SubjectTerms "twin" program module libraries
Digital signal processing
Digital signal processing chips
Digital signal processors
Field programmable gate arrays
Microcontrollers
Open source software
Signal design
Signal processing
Signal processing algorithms
Software libraries
the Digital Signal Processors(DSPs)
the Field Programmable Gate Arrays(FPGAs)
Title Design of open-source joint C and VHDL "twin" program module libraries for digital signal processing
URI https://ieeexplore.ieee.org/document/5203221
Volume 3
WOSCitedRecordID wos000274897100088&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3LT8IwHG6QeNCLDzC-0xCPVtaNruvRoAQTIBwI4Ub6-M3M6EZw6L9vu43JwYunrWuyLW2T3_P7PoTuQHGjPCZJTE1EetJwIgFComLdk0zFUhQynfMRn0yixUJMG-i-xsIAQNF8Bg_utqjlm0xvXKqsy5zct0ON73EellitOp_iMVfgovXYntVIFNpN1qhxQns8KKN2wQIWBWFFvrMdRxXtD_VE96U_no0fSy5L30HfdnRXCrMzOPrfDx-j9i9-D09ry3SCGpCeosMd6sEWMk9F6wbOYuwEtEiZxMdvWZLmuI9lavB8-DTCnfw7STu4auPCH5nZvAOug2xsfV5sklcnPYLdC-1lVWIP7GfaaDZ4nvWHpFJcIIl1I3Kig4ApqqxbpCNPcBXEvit7ehH4yufSxh6xim2AIilYyy8EpxqUdeICZQT0IDhDzTRL4RxhJZXvtjv27IQOmWTCWMNIIy219oFeoJZbruWq5NRYVit1-ffjK3SwreJ49Bo18_UGbtC-_sqTz_VtcRB-AH2hrcU
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3LT8IwHG4ImqgXH2B82xCPVtZtZevRoAQiEA6EcCN9_GZmdCM49N-33cbk4MXT1jXZlrbJ7_l9H0J3IAMtHSZIRHVIfKEDIgA6REbKF0xGgucynbNhMB6H8zmf1NB9hYUBgLz5DB7sbV7L16la21RZm1m5b4sa37HKWSVaq8qoOMyWuGg1Nqc15Ll6kzFrAaF-4BVxO2ceC71OSb-zGYcl8Q91eHvQHU1HjwWbpWvBb1vKK7nh6R3-75ePUPMXwYcnlW06RjVITtDBFvlgA-mnvHkDpxG2ElqkSOPjtzROMtzFItF41n8a4lb2HSctXDZy4Y9Ur98BV2E2Nl4v1vGrFR_B9oXmsizQB-YzTTTtPU-7fVJqLpDYOBIZUZ7HJJXGMVKhwwPpRa4tfDohuNINhIk-IhmZEEVQMLaf84AqkMaN86Tm4IN3iupJmsAZwlJI12545JgJ1WGCcW1MIw2VUMoFeo4adrkWy4JVY1Gu1MXfj2_RXn86Gi6Gg_HLJdrf1HQceoXq2WoN12hXfWXx5-omPxQ_wXCxDg
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2009+International+Conference+on+Measuring+Technology+and+Mechatronics+Automation&rft.atitle=Design+of+open-source+joint+C+and+VHDL+%22twin%22+program+module+libraries+for+digital+signal+processing&rft.au=Tao+Zeng&rft.au=Shilong+Xue&rft.au=Auger%2C+F.&rft.date=2009-04-01&rft.pub=IEEE&rft.isbn=9780769535838&rft.issn=2157-1473&rft.volume=3&rft.spage=365&rft.epage=369&rft_id=info:doi/10.1109%2FICMTMA.2009.200&rft.externalDocID=5203221
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=2157-1473&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=2157-1473&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=2157-1473&client=summon