Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs

With Moore's law slowing down and Dennard scaling ended, energy-efficient domain-specific accelerators, such as deep neural network (DNN) processors for machine learning and programmable network switches for cloud applications, have become a promising way for hardware designers to continue brin...

Full description

Bibliographic Details

Published in:	Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design pp. 1 - 8
Main Authors:	Wu, Yannan Nellie, Emer, Joel S., Sze, Vivienne
Format:	Conference Proceeding
Language:	English
Published:	IEEE 01.11.2019
Subjects:	Compounds Electric breakdown Energy efficiency Estimation Hardware Neural networks Program processors
ISSN:	1558-2434
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!