Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs

With Moore's law slowing down and Dennard scaling ended, energy-efficient domain-specific accelerators, such as deep neural network (DNN) processors for machine learning and programmable network switches for cloud applications, have become a promising way for hardware designers to continue brin...

Celý popis

Podrobná bibliografia

Vydané v:	Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design s. 1 - 8
Hlavní autori:	Wu, Yannan Nellie, Emer, Joel S., Sze, Vivienne
Médium:	Konferenčný príspevok..
Jazyk:	English
Vydavateľské údaje:	IEEE 01.11.2019
Predmet:	Compounds Electric breakdown Energy efficiency Estimation Hardware Neural networks Program processors
ISSN:	1558-2434
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!